Vendor: Dolphin Semiconductor Category: Register File

Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k

Foundry sponsored - Two Port Register File compiler - TSMC 55 nm HV - Memory optimized fore high density and high speed - compile…

Overview

Foundry sponsored - Two Port Register File compiler - TSMC 55 nm HV - Memory optimized fore high density and high speed - compiler range up to 320 k

Key features

  • Reduced the die cost
  • Unique architecture optimizing the periphery area for outstanding area gain
  • Routing allowed upwards from Metal 4, Support Metal
  • 5 top Metal option
  • Extend the battery life
  • Leakage reduction thanks to careful design structures, optional retention mode and choice of Svt periphery
  • Dynamic power reduction thanks to segment partitioning
  • Flexible variable-write-mask feature for single-bit, byte or variable-word-size write-masking
  • Make the integration easier
  • Wide flexibility for words and bits per word
  • Two Read/Write Ports which implements full Two-Port
  • (1R/1W) functionality
  • Flexible segment partitioning (Selectable 1-8 segments) allow the user to choose the best optimization between area, speed & power for his application
  • Enable right on 1st pass design, the Dolphin integration quality
  • Complete mismatch validation of the memory architecture taking in account local and global dispersion
  • Extended validation for high coverage rate of the compiler
  • Silicon proven per TSMC 9000 quality standard
  • Decrease of Time-To-Market
  • Multi foundries support using the same architecture

Specifications

Identity

Part Number
2PRFile-ERA.SVT_TSMC_55nm_HV
Vendor
Dolphin Semiconductor
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Register File IP core

Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence

Dolphin Semiconductor, a leading provider of semiconductor IP solutions, and INTERA Group, a semiconductor innovation company specializing in neuromorphic ASIC architectures, today announced a strategic collaboration to deliver a joint reference platform combining Dolphin’s WhisperExtractor (aMFCC) analog feature-extraction IP with INTERA’s Spiking Neural Network (SNN) processing architecture.

Vertex Growth commits €10M in Dolphin Semiconductor

Vertex Growth is a growth-stage venture capital fund anchored by Vertex Holdings, a subsidiary of global investment firm Temasek. The fund is dedicated to investing in high potential companies on the cusp of scaling-up.

Frequently asked questions about Register File IP cores

What is Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k?

Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k is a Register File IP core from Dolphin Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Register File?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Register File IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP