Vendor: Lattice Semiconductor Corp. Category: MIPI

Two Input to One Output MIPI CSI-2 Camera Aggregator Bridge

Many new applications such as augmented reality, depth perception and gesture recognition require multiple image sensor interface…

Overview

Many new applications such as augmented reality, depth perception and gesture recognition require multiple image sensor interfaces to connect to the application processor with minimal latency between frames. Lattice Crosslink can interface to multiple MIPI CSI-2 image sensors and aggregate data to a single CSI-2 output. Aggregation can be performed by stitching the image sensor frames together in a side by side configuration or arbitrating data packets based on virtual channel.

Lattice CrossLink is a programmable video interface bridging device capable of providing multiple MIPI CSI-2 interfaces at up to 6 Gbps per PHY. This bridge is available as free IP is available in Lattice Diamond for allowing easy configuration and setup.

Key features

  • Supports MIPI CSI-2 inputs and outputs at up to 6 Gbps
    • 1, 2 or 4 Data Lanes
  • Combines two MIPI CSI-2 inputs to one MIPI CSI-2 output
    • Output data rate is 2x input data rate
    • LR merge method – Combined or merged packets from both left and right channels to form a single packets for each pixel line
    • VC merge method – Assigned a unique virtual channel ID for each channel, data will be sending alternately between channels. AP is responsible to perform the actual merging between channels
  • Supports all CSI-2 data types
    • RAW, RGB, YUV
  • Compliance with MIPI D-PHY Specification v1.1
  • Compliance with CSI-2 Specification v1.1

Block Diagram

2Inputto1OutputMIPICSI2CameraAggregatorBridge block diagram

Specifications

Identity

Part Number
2Inputto1OutputMIPICSI2CameraAggregatorBridge
Vendor
Lattice Semiconductor Corp.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about MIPI IP core

Where automotive FPGAs stand in smart car designs

The automotive industry has gotten its fair share of time in the spotlight in recent years. Part of the focus has revolved around how important semiconductors are to modern vehicle designs equipped with smart technology capabilities.

Microcontroller Design in FPGAs

The union of Microcontroller Unit (MCU) intellectual property (IP) cores with FPGAs provides a far more flexible hardware platform than traditional MCU ASSPs.

Frequently asked questions about MIPI IP cores

What is Two Input to One Output MIPI CSI-2 Camera Aggregator Bridge?

Two Input to One Output MIPI CSI-2 Camera Aggregator Bridge is a MIPI IP core from Lattice Semiconductor Corp. listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP