Altera Adds Post-Quantum Security to Agilex 3 and Agilex 5 FPGAs
PQC-enabled Secure Boot and Secure Device Manager Help Protect IP, Strengthen System Security, and Support Long-life Designs
Vendor:
Altera
Category:
Channel Coding
Turbo Intel® FPGA IP
Forward-error correction (FEC) channel codes commonly improve the energy efficiency of wireless communication systems.
Overview
Forward-error correction (FEC) channel codes commonly improve the energy efficiency of wireless communication systems. Turbo codes are suitable for 3G and 4G mobile communications and satellite communications. You can use Turbo codes in other applications that require reliable information transfer over bandwidth- or latency-constrained communication links in the presence of data-corrupting noise. The 4G Turbo-V Intel® FPGA IP comprises a downlink and uplink accelerator for vRAN and includes the Turbo Intel® FPGA IP.
Key features
- IP Functionality (downlink accelerator)
- Code block cyclic redundancy code (CRC) attachment
- Turbo encoder
- Rate matcher with:
- Subblock interleaver
- Bit collector
- Bit selector
- Bit pruner
- Adds redundancy to the data in the form of parity information
- IP Functionality (uplink accelerator)
- Subblock de-interleaver
- Turbo decoder with CRC check
- Exploits redundancy to correct a reasonable number of channel errors
- Performance specifications
- 3GPP LTE compliant with support for block sizes 40 to 6,144
- User and system interfaces
- Avalon®-Streaming (Avalon-ST) input and output interfaces
- Debug and test capabilities
- Provides C and MATLAB bit-accurate models for performance simulation and RTL test vector generation
- Testbench and example design available
Block Diagram
Turbo Intel® FPGA IP block diagram
Specifications
Identity
Part Number
Turbo Intel® FPGA IP
Vendor
Altera
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Channel Coding IP core
Altera Expands DDR5 Memory Support Across Agilex FPGA Portfolio
Broad DDR5, LPDDR5 and LPDDR5X-compatible memory support gives developers more bandwidth, greater flexibility and improved supply resilience
Altera Introduces Next-Generation Agilex 9 Direct RF-Series SoC FPGA to Power the Future of High-Performance RF Systems
New solution addresses growing demands for bandwidth, flexibility, and real-time processing across aerospace, defense, and advanced communications systems
Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
FPGA AI Suite Delivers a New Spatial Architecture that Maps AI Algorithms Directly onto Agilex® Silicon
Altera and Arm Collaborate to Deliver Efficient, Programmable Solutions for AI Data Centers
Altera’s established FPGA footprint in data center infrastructure combines with the Arm AGI CPU to enable scalable, high-performance AI data center platforms
Altera Advances FPGA-Based Physical AI for Robotics and Edge Applications
Altera Agilex FPGAs power real-time, deterministic physical AI for robotics, industrial vision, and edge applications. The adaptable platforms integrate AI acceleration and control to deliver scalable, low-power performance for safety-critical systems.
Frequently asked questions about Channel Coding IP cores
What is Turbo Intel® FPGA IP?
Turbo Intel® FPGA IP is a Channel Coding IP core from Altera listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.