Vendor: Altera Category: Channel Coding

Turbo Intel® FPGA IP

Forward-error correction (FEC) channel codes commonly improve the energy efficiency of wireless communication systems.

Contact Provider Request Datasheet

Overview

Forward-error correction (FEC) channel codes commonly improve the energy efficiency of wireless communication systems. Turbo codes are suitable for 3G and 4G mobile communications and satellite communications. You can use Turbo codes in other applications that require reliable information transfer over bandwidth- or latency-constrained communication links in the presence of data-corrupting noise. The 4G Turbo-V Intel® FPGA IP comprises a downlink and uplink accelerator for vRAN and includes the Turbo Intel® FPGA IP.

Key features

  • IP Functionality (downlink accelerator)
    • Code block cyclic redundancy code (CRC) attachment
    • Turbo encoder
    • Rate matcher with:
      • Subblock interleaver
      • Bit collector
      • Bit selector
      • Bit pruner
    • Adds redundancy to the data in the form of parity information
  • IP Functionality (uplink accelerator)
    • Subblock de-interleaver
    • Turbo decoder with CRC check
    • Exploits redundancy to correct a reasonable number of channel errors
  • Performance specifications
    • 3GPP LTE compliant with support for block sizes 40 to 6,144
  • User and system interfaces
    • Avalon®-Streaming (Avalon-ST) input and output interfaces
  • Debug and test capabilities
    • Provides C and MATLAB bit-accurate models for performance simulation and RTL test vector generation
    • Testbench and example design available

Block Diagram

Turbo Intel® FPGA IP block diagram

Specifications

Identity

Part Number
Turbo Intel® FPGA IP
Vendor
Altera
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Altera
HQ: USA
Contact Altera

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is Turbo Intel® FPGA IP?

Turbo Intel® FPGA IP is a Channel Coding IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP