DCD-SEMI Introduces eSPI Combo for Next-Generation Intel-Based Platforms
DESPI eSPI Controller IP Core and DESPI eSPI IP Core Target deliver a complete, high-speed eSPI interface solution for FPGA and ASIC designs.
Vendor:
Digital Core Design
Category:
UART
Tiny UART
Small is beautiful...
Overview
Small is beautiful...
The DuART is one of the tiniest UART IP Cores available on the market.The DuART is a soft core of a Universal Asynchronous Receiver/Transmitter (UART). It performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Reported status information includes the type and condition of the transfer operations performed by the UART, as well as any error conditions (overrun, framing). The DuART includes a programmable baud rate generator capable of dividing timing reference clock input by divisors of 1 to (216-1), and producing 16 × clock for driving internal transmitter logic. Provisions are also included to use this 16 × clock to drive receiver logic. The DuART has a processor-interrupt system. Interrupts can be programmed to user's requirements, minimizing computing required to handle the communications link.
The core is perfect for applications where the UART Core and microcontroller are clocked by the same clock signal and are implemented inside the same ASIC or FPGA chip, as well as for a standalone implementation, where several UARTs are required to be implemented inside a single chip and driven by some off-chip devices.
The DuART is one of the tiniest UART IP Cores available on the market.The DuART is a soft core of a Universal Asynchronous Receiver/Transmitter (UART). It performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Reported status information includes the type and condition of the transfer operations performed by the UART, as well as any error conditions (overrun, framing). The DuART includes a programmable baud rate generator capable of dividing timing reference clock input by divisors of 1 to (216-1), and producing 16 × clock for driving internal transmitter logic. Provisions are also included to use this 16 × clock to drive receiver logic. The DuART has a processor-interrupt system. Interrupts can be programmed to user's requirements, minimizing computing required to handle the communications link.
The core is perfect for applications where the UART Core and microcontroller are clocked by the same clock signal and are implemented inside the same ASIC or FPGA chip, as well as for a standalone implementation, where several UARTs are required to be implemented inside a single chip and driven by some off-chip devices.
Key features
- Majority Voting Logic
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data
- In UART mode receiver and transmitter are double buffered to eliminate the need for precise synchronization between the CPU and serial data
- Independently controlled transmit, receive, line status, and data set interrupts
- 16 bit programmable baud generator
- False start bit detection
- Line break generation and detection. Internal diagnostic capabilities:
- Loop-back controls for communications link fault isolation
- Overrun, framing error detection
- Full prioritized interrupt system controls
- Technology independent HDL Source Code
- Fully synthesizable static design with no internal tri-state buffers
Block Diagram
DUART block diagram
Applications
- Serial Data communications applications
- Modem interface
- Embedded microprocessor boards
What’s Included?
- HDL Source Code
- Testbench environment
- Automatic Simulation macros
- Tests with reference responses
- Synthesis scripts
- Technical documentation
- 12 months of technical support
Specifications
Identity
Part Number
DUART
Vendor
Digital Core Design
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Poland
Learn more about UART IP core
DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
DCD-SEMI introduces a new CryptOne extension supporting EdDSA25519 signatures and X25519 key exchange, delivering high security, low latency, and efficient hardware implementation for modern SoC and FPGA designs.
DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
DCD-SEMI, a provider of silicon-proven IP solutions, announces the availability of the DI3CM-HCI, an advanced MIPI I3C Host Controller Interface (HCI) IP Core designed to modernize peripheral connectivity in embedded, IoT, consumer, and industrial systems.
DCD-SEMI Unveils Ultra-Fast DAES IP Core for AES Encryption
DAES IP Core is a high-performance solution that accelerates AES encryption and decryption for modern secure systems. Supporting 128- and 256-bit keys across multiple modes—including ECB, CBC, CFB, OFB, and CTR—DAES delivers ultra-fast throughput and easy integration.
DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
DCD-SEMI today announced that its complete automotive IP Cores family — including Classical CAN, CAN FD, CAN XL but also LIN, PSI5 and SENT —is now available as Safety Element out of Context for ISO 26262 functional safety up to ASIL-D, the highest Automotive Safety Integrity Level.
DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
Joining MIPI Alliance marks a significant step in DCD-SEMI’s commitment to delivering industry-compliant, high-performance IP cores to its global customers. As part of this initiative, DCD-SEMI will showcase its latest I3C IP core during the upcoming MIPI Plugfest, held in Warsaw on June 23-24, 2025.
Frequently asked questions about UART IP cores
What is Tiny UART?
Tiny UART is a UART IP core from Digital Core Design listed on Semi IP Hub.
How should engineers evaluate this UART?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UART IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.