Vendor: Advanced Architectures Category: FIFO / CAM

Synchronous FIFO with configurable flags and counts

The sFIFO controls are designed to operate over a wide range of clock frequencies.

Contact Provider Request Datasheet

Overview

The sFIFO controls are designed to operate over a wide range of clock frequencies. The interface signals are fully synchronous; no asynchronous signals are present on either side. Only reset may be asynchronous in that it may be asserted asynchronously and synchronized internally to the clock.

The FIFO also has a programmable fall-through for first data entering an empty FIFO. It may be “0” in which case the input is passed combinatorially to the output, or “1” where the FIFO appears like a simple register.

Key features

  • Fully Synthesizable RTL - Verilog 
  • Static Timing Analysis compatible 
  • Dual-port inferred RAM architecture
  • Configurable width, depth  & fallthrough
  • Standard FIFO handshake interface 
  • Flags or depth values on each port

Block Diagram

A2_sFIFO block diagram

Applications

  • Fully Synchronous buffering in a single clock domain

Specifications

Identity

Part Number
A2_sFIFO
Vendor
Advanced Architectures
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Advanced Architectures

Learn more about FIFO / CAM IP core

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Frequently asked questions about FIFO / CAM IP cores

What is Synchronous FIFO with configurable flags and counts?

Synchronous FIFO with configurable flags and counts is a FIFO / CAM IP core from Advanced Architectures listed on Semi IP Hub.

How should engineers evaluate this FIFO / CAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this FIFO / CAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP