Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
EnSilica
Category:
Filters Transforms
Streaming pipelined FFT
A efficient pipelined radix-2 squared FFT.
Overview
A highly efficient pipelined radix-2 squared FFT. Ported to both ASIC and FPGA technology and achieving a very high clock speed with minimal logic and memory.
Also available is a variant with single bit width growth per stage which does not require per-sample exponents.
EnSilica has a comprehensive range of FFT IP cores, these cores can be configured to replace the AMD FFT LogiCORE™ IP or FFT Intel® FPGA IP Core when migrating an FPGA design to ASIC technology.
Also available is a variant with single bit width growth per stage which does not require per-sample exponents.
EnSilica has a comprehensive range of FFT IP cores, these cores can be configured to replace the AMD FFT LogiCORE™ IP or FFT Intel® FPGA IP Core when migrating an FPGA design to ASIC technology.
Key features
- 1 clock cycle per point, no gap required between packets
- Run-time selection of any power of 2 FFT points
- Run-time selection of forward or inverse transform
- Internal convergent rounding
- AXI4 streaming interface
- Per sample exponent for maximum dynamic range
- Parameterized maximum transform length
- Parameterized bit widths
- Parameterized for bit-reversed or natural order output
- Single ported RAMs for ASIC or dual ported for FPGA
Benefits
- Run time selection of transform size
- Common code for FPGA and ASIC simplifies prototyping
- Can be parameterized for exact requirements
- Delivered with memories ported to your technology node
Applications
- Radar
- Wireless Comms
- Wired Comms
- MIMO
- OFDM systems
What’s Included?
- RTL
- Testbench
- Synthesis scripts
- Documentation
- MATLAB and C++ bit exact model
- CUDA accelerated bit exact model
Specifications
Identity
Part Number
eSi-FFT-PL
Vendor
EnSilica
Type
Silicon IP
Provider
HQ:
UK
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Streaming pipelined FFT?
Streaming pipelined FFT is a Filters Transforms IP core from EnSilica listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.