PCIe error logging and handling on a typical SoC
This paper details first PCIe errors, error logging and then the error handling on a typical SoC.
Vendor:
Truechip Solutions
Category:
Power Management
SPMI Verification IP
The SPMI Verification IP provides an effective & efficient way to verify the SPMI master and slave components of an IP or SoC.
Overview
The SPMI Verification IP provides an effective & efficient way to verify the SPMI master and slave components of an IP or SoC. The SPMI VIP is fully compliant with MIPI SPMI (1.0 and 2.0) Specifications, The VIP is lightweight with easy plug-and-play components so that there is no hit on the design cycle time.
Key features
- Compliant with MIPI SPMI(1.0 and 2.0) specification.
- Supports multi-master and multi-slave model.
- Supports Bus Arbitration.
- Supports ACK/NACK mechanism.
- Supports Device Enumeration.
- Supports Master connect and disconnect protocol.
- Supports all optional commands.
- Supports Parity and Error handling mechanisms.
- Supports Callbacks for error injections
- Monitors detect and notify the testbench of significant events such as transactions, warnings, timing, and protocol violations.
- In-built coverage analysis
- SPMI VIP comes with a complete test suite to verify every feature
- SPMI VIP comes with a Transaction analyser and Performance Monitors.
Block Diagram
SPMI block diagram
Benefits
- Available in native System Verilog (UVM/OVM/ VMM) and Verilog
- Unique development methodology to ensure the highest levels of quality
- Availability of Compliance & Regression Test Suites
- 24X5 customer support
- Unique and customizable licensing models
- Exhaustive set of assertions and coverage points with connectivity examples for all the components
- Consistency of interface, installation, operation, and documentation across all our VIPs
- Provide complete solutions and easy integration in IP and SoC environment
What’s Included?
- SPMI Master/BFM/Agent
- SPMI Slave/BFM/Agent
- SPMI Monitor
- SPMI Scoreboard
- Testbench Configuration
- Test Suit (Available in Source code)
- Basic and Directed Protocol Tests
- Random Tests
- Error Scenario Tests
- Assertion & Cover Point Tests
- Integration Guide, User Manual and Release Notes
Specifications
Identity
Part Number
SPMI
Vendor
Truechip Solutions
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Power Management IP core
A Bench-to-In-Field Telemetry Platform for Datacenter Power Management
Today, Movellus is announcing Aeonic Insight PDNIQ 2, a bench-to-in-field telemetry platform for datacenter power management that enables SoCs to run at their true power and performance limits across the full bench-to-in-field cycle.
The pivotal role power management IP plays in chip design
Power management IP plays a pivotal role in chip design. It is key for achieving the energy efficiency today’s electronic devices demand, but its function extends far beyond this to maintaining high-performance, thermal efficiency, and signal integrity. That’s why chip design engineers are so keen to learn more about power management IP.
Calibrate and Configure your Power Management IC with NVM IP
Power Management Integrated Circuits (PMICs) are the first to turn on and the last to turn off in a system. They perform the task of delivering the right voltage to component chips by regulating or boosting the voltage levels to the component chips.
How NoCs ace power management and functional safety in SoCs
In a car, power usage may not be considered an important factor, but this may change as power-hungry smart electronics devices play a bigger role than ever in modern automobiles.
Analog and Power Management Trends in ASIC and SoC Designs
The design of modern Application Specific Integrated Circuits (ASICs) and Systems on a Chip (SoCs) in advanced process nodes can be differentiated by the on-die integration of analog functions, such as power management. Vidatronic offers this white paper to give some historical background on this trend and delve specifically into the integration of power management. Vidatronic IP solutions and the benefits they bring to ASIC and SoC designers are discussed.
Frequently asked questions about Power Management Interface IP cores
What is SPMI Verification IP?
SPMI Verification IP is a Power Management IP core from Truechip Solutions listed on Semi IP Hub.
How should engineers evaluate this Power Management?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Power Management IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.