Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Standard Cell Libraries

SMIC 0.18um Low Leakage Process

SMIC18LL_VDD33SW_01, a 3.3V switchable power control block also called 3.3V power bypass control block, is developed by VeriSilic…

SMIC 180nm G View all specifications

Overview

SMIC18LL_VDD33SW_01, a 3.3V switchable power control block also called 3.3V power bypass control
block, is developed by VeriSilicon and has been optimized for Semiconductor Manufacturing
International Corporation (SMIC) 0.18¦Ìm low leakage 1.8/3.3V Logic 1P4M Salicide process. This block
includes a 3.3V input and a 3.3V output with one bypass enable control pin (1.8V signal, high true). It can
provide a maximum 100mA output driving current.

Key features

  • Process: SMIC 0.18um low leakage 1.8V/3.3V 1P4M logic process
  • Input voltage: 3.0v~3.6v
  • Output voltage: VIN-0.15~VIN when the supply voltage VIN is between 3.0V~3.6V
  • Maximum output current: 100mA
  • IO type: two inline bonding pads, one for 3.3V input and the other for 3.3V output
  • Cell area: 184um *253um
  • Operating temperature: -40¡ãC~+25¡ãC~+125¡ãC
  • Robust ESD performance: HBM-2KV and MM-200V
  • Other: Easy interface with VeriSilicon SMIC 0.18um process standard I/O libraries

Silicon Options

Foundry Node Process Maturity
SMIC 180nm G —

Specifications

Identity

Part Number
SMIC18LL_VDD33SW_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Standard Cell Libraries IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about standard cell libraries

What is SMIC 0.18um Low Leakage Process?

SMIC 0.18um Low Leakage Process is a Standard Cell Libraries IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this Standard Cell Libraries?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Standard Cell Libraries IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP