Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: GPIO

SMIC 0.18um 1.8V/3.3V DUP I/O Library

VeriSilicon SMIC 0.18um 1.8V/3.3V DUP I/O Library developed by VeriSilicon is optimized for Semiconductor Manufacturing Internati…

SMIC 180nm G View all specifications

Overview

VeriSilicon SMIC 0.18um 1.8V/3.3V DUP I/O Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.18um Logic 1P5M Salicide 1.8/3.3V process. This library supports Device Under Pad (DUP). It can take 5V tolerance and work with configurable and variable driving strength between 2mA - 24mA.

Key features

  • SMIC 0.18um Logic 1P5M Salicide 1.8V/3.3V process
  • Low area and low cost design using DUP technique 3.3V IO, 1.8V core, 5V tolerant
  • Configurable output driving capability with different slew rate
  • Supports configurable pull up and pull down resistor
  • Supports both CMOS input and Schmitt input with LVTTL compatible
  • Both inline and staggered compatible IO pads Suitable for five metal layers of physical design
  • Provides 2Mhz ~ 27Mhz OSC IO cell
  • Competitive pad pitch and height

What’s Included?

  • Databook in electronic form
  • Verilog models and Synopsys synthesis models
  • Candence Silicon Ensenble Abstracts (LEF), Avanti! Apollo data, GDS II, LVS netlist

Silicon Options

Foundry Node Process Maturity
SMIC 180nm G —

Specifications

Identity

Part Number
SMIC18_DUPIO_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about GPIO IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about GPIO Pad Library IP cores

What is SMIC 0.18um 1.8V/3.3V DUP I/O Library?

SMIC 0.18um 1.8V/3.3V DUP I/O Library is a GPIO IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP