Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Standard Cell Libraries

SMIC 0.18μm 5V-2.8/1.8V

This IP is a Low-Dropout (LDO) 5V to 2.8V and 1.8V power regulator in SMIC 0.18μm 3.3V/1.8V Logic process.

Overview

This IP is a Low-Dropout (LDO) 5V to 2.8V and 1.8V power regulator in SMIC 0.18μm 3.3V/1.8V Logic process. When it works in regulation region, the max rated output currents are both 60mA
and the current limits are both about 120mA. When it works in dropout region, the typical dropout voltage is 150mV @IOUT28=60mA for 2.8V output. In addition, this particular physical IP has the scaled up version (1176% scaled-up) of
SMIC18_PRG_12B which is designed to be used in foundry’s 0.153um (85% shrink) process.

Key features

  • Process: SMIC 0.18μm 3.3V/1.8V 1P6M Logic Process
  • Input voltage: 2.7~5.5V
  • Regulated output voltage: VOUT28=2.8V±10% & VOUT18=1.8V±10%
  • Dropout voltage: VOUT28(DROP)= 150mV (when IOUT28=60mA, VIN5V=2.7V)
  • Stable with zero ESR output cap
  • Output current: 0~60mA
  • Current limit: IOUT28(max)=120mA (when VOUT28=2.8V) & IOUT18(max)=120mA (when VOUT28=1.8V)
  • Standby current: typical 75uA (maximum 95uA)
  • Operating junction temperature: -40°C≤TJ≤+125°C

Silicon Options

Foundry Node Process Maturity
SMIC 180nm G —

Specifications

Identity

Part Number
SMIC18_PRG_12
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Standard Cell Libraries IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about standard cell libraries

What is SMIC 0.18μm 5V-2.8/1.8V?

SMIC 0.18μm 5V-2.8/1.8V is a Standard Cell Libraries IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this Standard Cell Libraries?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Standard Cell Libraries IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP