VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices
Optimized GLTiny Model Brings Rich 3D Graphics to Resource-Constrained Wearable Devices Powered by OpenGL ES GPUs
Vendor:
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Category:
ADC
SMIC 0.13um Low Leakage 1.5V 10Bit Dual 10~80MHz Single 20~160MHz ADC
The VeriSilicon S13LLV33_ADC_10 IP is a 1.5V 10Bit pipeline analog to digital converter capable of running at up to 160MHz conver…
Overview
The VeriSilicon S13LLV33_ADC_10 IP is a 1.5V 10Bit pipeline analog to digital converter capable of running at up to 160MHz conversion rate in one channel mode or 80MHz in dual channel mode within 1Vp-p input range. The ADC cell implements a pipeline (1.5B per stage) architecture which includes SHA, 7 scaled stages and 3bit flash stage. It has a fully differential structure and the power consumption is dynamically scalable with operating frequency.
Key features
- 10bit up to 160MSPS conversion rate in single channel mode
- Up to 80MSPS conversion rate in dual channel mode
- Power saving modes: Power down, Sleep mode, Nap mode, Active mode
- Pure internal voltage reference
- Supply voltage: 1.5 V
- Operating junction temperature:-40°C ~ +60°C ~ +125°C
- Excellent dynamic performance:
- ♦ 54dB SNR at Fin=5MHz
- ♦ 67dB THD at Fin=5MHz
- ♦ 71dB SFDR at Fin=5MHz
- Fully differential structure
- Power consumption
- ♦ dual channel @ 80MSPS: 70mA
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| SMIC | 130nm | G | — |
Specifications
Identity
Part Number
S13LLV33_ADC_10
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Analog
Resolution bits
10 Bit
Provider
Learn more about ADC IP core
VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
VeriSilicon today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities.
VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
VeriSilicon today announced that its VC9800D Video Processing Unit (VPU) IP supports AV2 decoding, further expanding the company’s advanced video codec portfolio for next-generation video and streaming applications.
Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
VeriSilicon’s Mature GPU, Display Processing, and DeWarp IPs Collaboratively Enable Highly Integrated, Low-Latency AR Display Processing
VeriSilicon Enhanced ISP8200-FS Series IP Achieves ASIL B Functional Safety Certification
These enhanced IPs have successfully achieved ISO 26262 ASIL B functional safety certifications issued by TÜV NORD, an international inspection and certification institution, further validating their suitability and reliability for ADAS and autonomous driving applications.
VeriSilicon’s NPU IP VIP9000NanoOi-FS has achieved ISO 26262 ASIL B certification
This IP features an architecture streamlined for seamless SoC integration, delivering high-quality inference with low power consumption and a compact silicon footprint. The certificate was issued by SGS-TÜV Saar, an international testing, inspection and certification institution.
Frequently asked questions about ADC IP cores
What is SMIC 0.13um Low Leakage 1.5V 10Bit Dual 10~80MHz Single 20~160MHz ADC?
SMIC 0.13um Low Leakage 1.5V 10Bit Dual 10~80MHz Single 20~160MHz ADC is a ADC IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.
How should engineers evaluate this ADC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ADC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.