Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Register File

SMIC 0.13um High-Speed Synchronous Two-Port Register File

VeriSilicon SMIC 0.13um Synchronous Two-Port Register File optimized for Semiconductor Manufacturing International Corporation (S…

SMIC 130nm G View all specifications

Overview

VeriSilicon SMIC 0.13um Synchronous Two-Port Register File optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8M Salicide 1.2/2.5(3.3)V process.
While satisfying speed and power requirements, it was optimized for area efficiency.
VeriSilicon SMIC 0.13um Synchronous Two-Port Register File uses four metal layers within the blocks and supports metal 6,7,8 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.

Key features

  • Two Ports (one read and one write)
  • High Density
  • High Speed
  • Size Sensitive Self-time Delay for Fast Access Time
  • Automatic Power Down

What’s Included?

  • Databook in electronic format
  • Verilog models and Synopsys synthesis models
  • Candence Silicon Ensenble Abstracts (LEF), Avanti! Apollo data, GDS II, LVS netlist

Silicon Options

Foundry Node Process Maturity
SMIC 130nm G —

Specifications

Identity

Part Number
SMIC13-RF
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Register File IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Register File IP cores

What is SMIC 0.13um High-Speed Synchronous Two-Port Register File?

SMIC 0.13um High-Speed Synchronous Two-Port Register File is a Register File IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this Register File?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Register File IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP