Overview
The VeriSilicon S13V33_ADC_03 IP is a 10 bit, low power, and pipeline analog to digital
converter capable of running at up to 50MHz conversion rate. The ADC cell integrates several
stages of sample/hold, MDAC stages, a reference bias circuit, and a clock circuit along with
the analog to digital converter circuit. The S13V33_ADC_03 operates when the power-down
signal (PWDN) is at logic level ‘0’, and goes into power-down state when the power-down
signal is at logic level ‘1’. The S13V33_ADC_03 IP is useful in a variety of data signal
conversion applications, especially in video applications.
Learn more about ADC IP core
VeriSilicon today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities.
VeriSilicon today announced that its VC9800D Video Processing Unit (VPU) IP supports AV2 decoding, further expanding the company’s advanced video codec portfolio for next-generation video and streaming applications.
VeriSilicon’s Mature GPU, Display Processing, and DeWarp IPs Collaboratively Enable Highly Integrated, Low-Latency AR Display Processing
These enhanced IPs have successfully achieved ISO 26262 ASIL B functional safety certifications issued by TÜV NORD, an international inspection and certification institution, further validating their suitability and reliability for ADAS and autonomous driving applications.
This IP features an architecture streamlined for seamless SoC integration, delivering high-quality inference with low power consumption and a compact silicon footprint. The certificate was issued by SGS-TÜV Saar, an international testing, inspection and certification institution.
The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.
