VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices
Optimized GLTiny Model Brings Rich 3D Graphics to Resource-Constrained Wearable Devices Powered by OpenGL ES GPUs
Vendor:
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Category:
ADC
SMIC 0.13um 24Bit Sigma-Delta
The S13V33_DAC_01D specifies the design of a high-performance 24-bit stereo Audio DAC for portable digital audio systems.
Overview
The S13V33_DAC_01D specifies the design of a high-performance 24-bit stereo Audio DAC for portable digital audio systems. The DAC of this design uses sigma-delta technique. Analog output signals including stereo output of the S13V33_DAC_01D are single-ended. The internal stereo headphone amplifier is capable of driving 16Ω load.
Key features
- Single-Ended DAC
- --THDN:-90dB@-6dB Fs Input
- --Dynamic Range, SNR: 101.6dB
- Audio Serial Interface
- --32bit word length
- --I2S mode
- 2-wire Serial Control Interface
- Master Clock is 256fs
- Sampling Rates
- --8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 96kHz
- Power Supply
- --1.2V Core Digital Supply, typ. (1.08~1.32V)
- --3.3V Pad and Analog Supply, typ. (2.6-3.6V)
- Highly efficient Linear Headphone Amplifier
- Internal PLL as the Audio DAC Master Clock Generator
- Output Mux to bypass FM signal to output
- Out-PGA: 0dB~-60dB, -2dB step with analog mute
- Supports Multiple OSC Frequency : 8.192M, 12M, 12.288M, 13M, 13.5M, 19.2M, 21.25M,
- 24M, 26M, 38.85MHz
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| SMIC | 130nm | G | — |
Specifications
Identity
Part Number
S13V33_DAC_01D
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Analog
Resolution bits
24 Bit
Provider
Learn more about ADC IP core
VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
VeriSilicon today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities.
VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
VeriSilicon today announced that its VC9800D Video Processing Unit (VPU) IP supports AV2 decoding, further expanding the company’s advanced video codec portfolio for next-generation video and streaming applications.
Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
VeriSilicon’s Mature GPU, Display Processing, and DeWarp IPs Collaboratively Enable Highly Integrated, Low-Latency AR Display Processing
VeriSilicon Enhanced ISP8200-FS Series IP Achieves ASIL B Functional Safety Certification
These enhanced IPs have successfully achieved ISO 26262 ASIL B functional safety certifications issued by TÜV NORD, an international inspection and certification institution, further validating their suitability and reliability for ADAS and autonomous driving applications.
VeriSilicon’s NPU IP VIP9000NanoOi-FS has achieved ISO 26262 ASIL B certification
This IP features an architecture streamlined for seamless SoC integration, delivering high-quality inference with low power consumption and a compact silicon footprint. The certificate was issued by SGS-TÜV Saar, an international testing, inspection and certification institution.
Frequently asked questions about ADC IP cores
What is SMIC 0.13um 24Bit Sigma-Delta?
SMIC 0.13um 24Bit Sigma-Delta is a ADC IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.
How should engineers evaluate this ADC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ADC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.