Vendor: Dolphin Semiconductor Category: SRAM

Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k

Foundry sponsored - Single Port SRAM compiler - TSMC 180 nm uLL_HV - Memory optimized for high density and Low power - compiler r…

Overview

Foundry sponsored - Single Port SRAM compiler - TSMC 180 nm uLL_HV - Memory optimized for high density and Low power - compiler range up to 320 k

Key features

  • Foundry sponsored memory generator
  • Configuration
  • uLL TSMC Bit-cell for memory core and uLL MOS for memory periphery
  • Migration of an existing architecture already available for other processes (90, 85, 55 nm)
  • Smart periphery design to reach the highest density
  • Ultra Low dynamic power
  • Partitioned array
  • Variable write-mask capability
  • Flexible power routing: power ring or ring-less
  • Low leakage design
  • Stand by mode
  • Data retention mode at nominal voltage (1.8 V) and low voltage (1.0 V) for 8x leakage reduction compared to stand by mode
  • Flexible architecture
  • To offer several performance trade-offs for any memory size
  • Multiple form factors proposed by the generator for a given capacity
  • Easy integration
  • Data range flexibility allows easy addition of bits for redundancy or ECC purposes
  • Address range flexibility allows easy addition of single rows for redundancy purposes
  • The Dolphin quality
  • Complete mismatch validation of the memory architecture taking into account local and global dispersion
  • Optional BIST for industrial fabrication test of instances
  • Compliance with TSMC IP 9000 qualification process

Specifications

Identity

Part Number
SpRAM-RHEA-NV-HD-RR_TSMC_180nm_uLL-HV
Vendor
Dolphin Semiconductor
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about SRAM IP core

Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence

Dolphin Semiconductor, a leading provider of semiconductor IP solutions, and INTERA Group, a semiconductor innovation company specializing in neuromorphic ASIC architectures, today announced a strategic collaboration to deliver a joint reference platform combining Dolphin’s WhisperExtractor (aMFCC) analog feature-extraction IP with INTERA’s Spiking Neural Network (SNN) processing architecture.

Vertex Growth commits €10M in Dolphin Semiconductor

Vertex Growth is a growth-stage venture capital fund anchored by Vertex Holdings, a subsidiary of global investment firm Temasek. The fund is dedicated to investing in high potential companies on the cusp of scaling-up.

Frequently asked questions about SRAM IP cores

What is Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k?

Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k is a SRAM IP core from Dolphin Semiconductor listed on Semi IP Hub.

How should engineers evaluate this SRAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP