Vendor: Secure-IC Category: Hash / MAC

SHA-3 Crypto Engine

The SHA-3 crypto engine has integrated flexibility and scalability to allow for high throughput and a configurable number of hash…

Overview

The SHA-3 crypto engine has integrated flexibility and scalability to allow for high throughput and a configurable number of hashing rounds per clock cycle to optimize the silicon resource/performance ratio. Fixed-length or extendable-output (XOF) functions can simply be chosen per individual message through configuration settings.

Implementation aspects

Standardized AXI-4 and AHB (optional) I/O simplify system integration. Accountability is guaranteed by single RTL database for all configurations in either ASIC or FPGA application.

Key features

  • ASIC and FPGA
  • FIPS 202 compliant
  • Supported fixed-length functions:
    • SHA3-224
    • SHA3-256
    • SHA3-384
    • SHA3-512
  • Supported XOF functions:
    • SHAKE128
    • SHAKE256
  • Context save and load
  • Very high throughput
  • Low power feature
  • Control interface
  • Compact solution
  • Data interface: AMBA (AXI/AHB) with optional DMA
  • Control interface: APB/AXI4-lite

Block Diagram

Benefits

  • Standardized AXI-4 and AHB (optional) I/O simplifies system integration. Accountability is guaranteed by single RTL database for all configurations in either ASIC or FPGA application. It is delivered with software drivers for easy integration.

Applications

  • Encrypted data storage
  • Secure communications
  • Secure processing
  • IPsec acceleration
  • E-commerce
  • VPN
  • Financial Transactions

What’s Included?

  • Netlist or RTL
  • Scripts for synthesis & STA
  • Self-checking RTL test-bench on referenced vectors
  • Documentation

Specifications

Identity

Part Number
SCZ_IP_SHA3
Vendor
Secure-IC
Type
Silicon IP

Security

Crypto Algorithm
SHA3

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: France

Learn more about Hash / MAC IP core

Secure-IC Enables World’s First PSA Level 4 Certification within Silicon Labs Series 3’s Secure Vault

This historic milestone validates Secure-IC's cutting-edge technology, namely Securyzr™ S100 series derived from Securyzr™ neo Core Platform, serving as the advanced Root of Trust at the core of the Series 3's Secure Vault. It also demonstrates Silicon Labs' security leadership and stands as a testament to the longstanding partnership between the two companies, where semiconductor innovation meets world -class embedded cybersecurity expertise.

Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems

In a landscape defined by AI acceleration, chiplet-based system integration, and upcoming post-quantum challenges, Secure-IC (booth #1225) will showcase its latest technologies addressing the complex challenges of chiplet security, quantum resilience, automotive-grade protection, and compliance with fast-evolving global security regulations.

Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security

Secure-IC, the rising leader, and global provider of end-to-end cybersecurity solutions for embedded systems and connected objects, has achieved a historical milestone by becoming the first security IP and software vendor worldwide to receive CAVP (Cryptographic Algorithm Validation Program) Hardware certification for its Post-Quantum Cryptography (PQC) algorithms.

Frequently asked questions about Hash / MAC IP cores

What is SHA-3 Crypto Engine?

SHA-3 Crypto Engine is a Hash / MAC IP core from Secure-IC listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP