Vendor: Lattice Semiconductor Corp. Category: DDR

RLDRAM Controller MACO Core

The Reduced Latency Dynamic Random Access Memory (RLDRAM) Controller is a general-purpose memory controller that interfaces with …

Controller View all specifications

Overview

The Reduced Latency Dynamic Random Access Memory (RLDRAM) Controller is a general-purpose memory controller that interfaces with industry standard RLDRAM. The controller can be configured to function as RLDRAM I, RLDRAM II CIO (Common I/O) or RLDRAM II SIO (Separate I/O). The RLDRAM is a high-speed memory device used mainly in high bandwidth, latency sensitive application like communications, data storage etc. Data is transferred on both edges of the clock, doubling the rate of data transfer. This IP provides an interface between the RLDRAM and the generic bus interface.

The RLDRAM controller is designed to support RLDRAM I with target speeds up to 300 MHz DDR and RLDRAM II CIO or SIO modes with target speeds up to 400 MHz DDR.

Note the RLDRAM IP Core is implemented using both MACO ASIC gates and soft logic in the FPGA array. Since a significant portion of the implementation is in MACO, more of the FPGA Array is left for the user.

Software Requirements

* ispLEVER version 7.0 or later
* MACO design kit
* MACO license file

Key features

  • Controller operates at half the memory clock frequency
  • Allows programmable burst lengths of
    • 2 or 4 in RLDRAM I mode
    • 2, 4 or 8 in RLDRAM II mode
  • Includes a reconfigurable refresh counter
  • Command & Write Data pipeline to maximize throughput
  • Supports the following commands at the user interface:
    • READ
    • WRITE
    • LOAD_MR
  • Contains command pipeline to maximize throughput
  • Supports:
    • Data path widths of 16 and 32 bits in RLDRAM I mode
    • Data path widths of 9, 18, 36 and 72 bits in RLDRAM II SIO mode (& 144 in CIO mode)
    • Data Mask signals
  • Supports up to 8 chip selects in RLDRAM II SIO and CIO modes
  • Generates differential output clocks (CK,CK#)
  • Accepts differential input data clocks (DK,DK#)
  • Supports RLDRAM II CIO MiniDIMM_72 and MiniDIMM_144, and RLDRAM II SIO MiniDIMM_72
  • Includes DLL to align DQ and QK transitions with CK
  • Supports user-selectable 1, 2, 4 and 8 DLLs for the 72 and 144 bit mini-DIMMs

Block Diagram

QDR2ControllerMACOCore block diagram

Specifications

Identity

Part Number
QDR2ControllerMACOCore
Vendor
Lattice Semiconductor Corp.
Type
Silicon IP
Controller / PHY
Controller

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about DDR IP core

Lattice Collaborates with TI to Accelerate Edge AI for Robotics and Industrial Applications

The collaboration demonstrates a real-time AI sensor fusion architecture that integrates TI mmWave radar and camera sensors using NVIDIA Holoscan Sensor Bridge running on Lattice’s low power FPGA. The FPGA acts as a companion chip delivering synchronized sensor data directly into GPU-accessible memory to enable low-latency and robust perception for robotics and industrial edge AI applications.

Frequently asked questions about DDR Interface IP

What is RLDRAM Controller MACO Core?

RLDRAM Controller MACO Core is a DDR IP core from Lattice Semiconductor Corp. listed on Semi IP Hub.

How should engineers evaluate this DDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP