Vendor: MAXVY Technologies Pvt Ltd Category: I2C / I3C

Power Management IC - I3C Basic Interface IP

Power Management IC (PMIC) is designed for DDR5 RDIMM, DDR5 LRDIMM, DDR5 NVDIMM application.

Overview

Power Management IC (PMIC) is designed for DDR5 RDIMM, DDR5 LRDIMM, DDR5 NVDIMM application. PMIC is used for switching and LDO regulators. PMIC-I3C Interface used to select suitable power fit for various application environment. PMIC device is intended to operate up to 12.5MHz.

Key features

  • Maximum Operating speed 12.5MHz
  • Flexible Open Drain IO (I2C) and Push Pull (I3C Basic) IO Support
  • Multi Time Programmable Non-Volatile Memory
  • Programmable and DIMM specific registers for customization
  • Error log registers
  • Input and output power good status reporting mechanism
  • Packet Error Check (PEC) Function
  • Parity Error Check Function
  • Bus Reset Function
  • I3C Basic mode Supports
    • Write Mode
    • Read Mode
    • Packet Error Code (PEC) Supported
    • Default Read Operation
  • Support In Band Interrupt (IBI)
  • I2C mode Supports write, read and default read operation
  • PEC and Parity error Handling
  • CCC error Handling
  • I3C Basic Common Command Codes (CCC)
    • DEVCTRL
    • SETHID
    • SETAASA
    • ENEC
    • DISEC
    • RSTDAA
    • DEVCAP
    • GETSTATUS

Block Diagram

What’s Included?

  • Verilog Source code
  • User Guide
  • IP Integration Guide
  • Simulation Script
  • Synthesis Script
  • Encrypted UVM Verification Environment
  • cocotb Verification Environment
  • Basic Testsuite
  • Firmware code

Specifications

Identity

Part Number
PMIC I3C Target Controller
Vendor
MAXVY Technologies Pvt Ltd
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about I2C / I3C IP core

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

Frequently asked questions about I2C / I3C IP cores

What is Power Management IC - I3C Basic Interface IP?

Power Management IC - I3C Basic Interface IP is a I2C / I3C IP core from MAXVY Technologies Pvt Ltd listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP