Overview
Platform Management Core IP adds two key power-management functions to Platform Manager: Fault Logging and Enhanced Closed-loop Trim.
The Fault Logging function of this IP block supports the ability to log the Platform Manager’s analog and CPLD I/O states to an external flash memory device. Logic for logging and tracking multiple faults is supported, so that logged faults are not overwritten as a result of power cycling. The recorded faults may be accessed over a user SPI port provided for this purpose.
Enhanced closed-Loop trim expands on the on-chip hardware trim engine by providing the ability to set trim targets in real-time through either an I2C or SPI serial interface, as well as the new feature of being able to select individual channels for trimming operations. In addition, this IP function provides the option of supporting up to two VID trim channels, where up to 16 distinct trim targets can be dynamically selected through a 4-bit binary code.
The Lattice Platform Manager Core IP is widely parameterizable and supports a wide range of interface options, as well as importing configuration data from PAC-Designer.
Learn more about System Controller IP core
In order to fully capitalize on the benefits of DDR3 memories, it is important to have an efficient and easy to use DDR3 memory interface controller. A video processing application provides a good example of the key requirements of a DDR3 memory system and the features needed from a DDR3 Interface in similar stream-oriented data processing systems.
The union of Microcontroller Unit (MCU) intellectual property (IP) cores with FPGAs provides a far more flexible hardware platform than traditional MCU ASSPs.
ARM has introduced many processors. Each set or groups of processors are having different core and different Features. A new entrant or Designer to the ARM can make use of this paper for easy understanding and choose a processor that is well suited for the requirements. This paper gives brief comparison of the Architectures.
This paper describes the architectural design of RISC based asynchronous microprocessor as an alternative to clocked design.
An IP based development methodology for building system-on-a-chip solution is described. The methodology is illustrated through a memory centric SoC architecture template intended for streaming data applications such as video and audio.
This paper highlights a typical design approach that can be adopted for an embedded PC (X86 based) board memory subsystem using a VIA VX700 system controller DDR2 interface. Boards with this chipset can feature either an Intel Pentium processor or VIA processor on front side bus (FSB).
