Vendor: Eureka Technology, Inc. Category: Protocol Bridge

PCI-to-PCI Bridge

PCI-to-PCI Bridge

Contact Provider Request Datasheet

Key features

  • Fully supports PCI bus specification 2.2 and PCI bridge specification 1.1.
  • Designed for ASIC and PLD implementations.
  • Fully static design with edge triggered flip-flops.
  • Independent asynchronous PCI clocks on primary and secondary bus.
  • Convert bus transactions between primary bus and secondary bus.
  • Combined bus master and target functions on both primary bus and secondary bus.
    • Master function
      • Initiate PCI memory and IO read/write
      • Automatic transfer restart on target retry and disconnect
      • Initiate type 0 and type 1 configuration access on secondary bus
    • Target function
      • Memory or IO read/write
      • Receives type 0 and type 1 configuration access on primary bus
      • Posted memory write transaction and delay transaction on all other transaction types
  • Dual write buffer on each direction supports posted memory write.
  • Supports prefetchable and non-prefetchable memory read.
  • Delay transaction processes IO read/write, configuration read/write and memory read transactions.
  • Supports target retry, disconnect, master abort and target abort terminations.
  • Parity generation and parity error detection.
  • Includes all PCI-PCI bridge specific configuration registers.
  • Supports high speed bus request and bus parking.
  • Optional PCI bus arbiter with fix, rotating, and custom priority.

Block Diagram

EP440 block diagram

Specifications

Identity

Part Number
EP440
Vendor
Eureka Technology, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Eureka Technology, Inc.

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is PCI-to-PCI Bridge?

PCI-to-PCI Bridge is a Protocol Bridge IP core from Eureka Technology, Inc. listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP