All eyes on Zynq SoC for smarter vision
The Zynq All Programmable SoC, in tandem with new Xilinx tools and IP, forms the foundation for the next generation of embedded vision products.
Vendor:
Xilinx, Inc.
Category:
System Controller
Partial Reconfiguration Decoupler IP
The Partial Reconfiguration (PR) Decoupler IP provides logical isolation capabilities for PR designs.
Overview
The Partial Reconfiguration (PR) Decoupler IP provides logical isolation capabilities for PR designs. One or more PR Decoupler cores can be used to make the interface between a Reconfigurable Partition (RP) and the static logic safe from unpredictable activity while partial reconfiguration is occurring. When active, user-selected signals crossing between the RP and the static logic are driven to user configurable values. When inactive, signals are passed unaltered. PR Decoupler cores can be connected to the PR Controller IP or custom user controllers to create a complete Partial Reconfiguration management solution.
The PR Decoupler core can be customized for the number of interfaces, type of interfaces, decoupling functionality, status and control. AXI-based interfaces are natively supported; easily and efficiently enable AXI4-Stream based control, AXI4-Stream based status, or AXI4-Lite based status and control.
The PR Decoupler core can be customized for the number of interfaces, type of interfaces, decoupling functionality, status and control. AXI-based interfaces are natively supported; easily and efficiently enable AXI4-Stream based control, AXI4-Stream based status, or AXI4-Lite based status and control.
Key features
- Support for all interface types registered in the Vivado® Design Suite, including customer interfaces
- Multiple interfaces allowed per decoupler
- Unique decoupling behavior per interface
- Each interface can have clock domain crossing support
- Compatible with AXI4-Lite and AXI4-Stream user interfaces
- Multiple status and control options
- Connects directly to the Partial Reconfiguration Controller using the signal based control interface
- Phased decoupling supported
Specifications
Identity
Part Number
Partial Reconfiguration Decoupler IP
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about System Controller IP core
Creating the Xilinx Zynq-7000 Extensible Processing Platform
In March of 2011, Xilinx officially announced the first four devices of its new 28nm Zynq-7000 Extensible Processing Platform (EPP) family. Each of these devices merges an ARM dual-core Cortex-A9 MPCore processing system with a NEON media engine and a double-precision floating-point unit on the same IC, along with Level 1 and Level 2 caches, memory controllers, large programmable-logic blocks and a slew of commonly used peripherals.
Zynq-7000 EPP sets stage for new era of innovations
Xilinx's Zynq-7000 Extensible Processing Platform family mates a dual ARM Cortex-A9 MPCore processor-based system with programmable logic and hardened IP.
Designing FPGA Based Reliable Systems Using Virtex-5 System Monitor
The fast track development and 24x7 operations have put tremendous pressure on the servers, networking systems and communication equipments. It has become necessary that these systems should operate reliably irrespective of the change in external operating environment like the temperature, humidity, and power fluctuations or, on chip conditions like on-chip temperature, internal voltage levels etc. Measuring the reliability of these physical systems is must for every operational unit.
Designing DDR3 SDRAM controllers with today's FPGAs
This article outlines the major differences between DDR3 and DDR2 SDRAM architecture and reviews them in the context of an FPGA-based reference design tested in hardware at 800 Mbps.
How to support multiple SD devices using CPLDs
This tutorial details a scalable, auto-sensing bidirectional multiplexer-based CPLD-based design that allows host devices to support any number of SD devices.
Frequently asked questions about system controller IP cores
What is Partial Reconfiguration Decoupler IP?
Partial Reconfiguration Decoupler IP is a System Controller IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this System Controller?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.