Overview
The Partial Reconfiguration Controller (PRC) IP provides management functions for Partial Reconfiguration designs. When hardware or software trigger events occur, the PRC pulls partial bitstreams from memory and delivers them to an internal configuration access port (ICAP). The PRC also assists with logical decoupling and startup events, customizable per Reconfigurable Partition.
This core is intended for enclosed systems where all of the Reconfigurable Modules are known to the controller. The optional AXI4-Lite register interface allows the core to be reconfigured at run time, so it can also be used in systems where the Reconfigurable Modules can change in a deployed system. The core can be customized for number of Virtual Sockets, number of Reconfigurable Modules per Virtual Sockets, operation and interface.
Learn more about System Controller IP core
The fast track development and 24x7 operations have put tremendous pressure on the servers, networking systems and communication equipments. It has become necessary that these systems should operate reliably irrespective of the change in external operating environment like the temperature, humidity, and power fluctuations or, on chip conditions like on-chip temperature, internal voltage levels etc. Measuring the reliability of these physical systems is must for every operational unit.
The Zynq All Programmable SoC, in tandem with new Xilinx tools and IP, forms the foundation for the next generation of embedded vision products.
Xilinx's Zynq-7000 Extensible Processing Platform family mates a dual ARM Cortex-A9 MPCore processor-based system with programmable logic and hardened IP.
This article outlines the major differences between DDR3 and DDR2 SDRAM architecture and reviews them in the context of an FPGA-based reference design tested in hardware at 800 Mbps.
This tutorial details a scalable, auto-sensing bidirectional multiplexer-based CPLD-based design that allows host devices to support any number of SD devices.
In this article, we’ll review the feature set of Ethernet MAC blocks in Virtex-5 devices. We’ll also describe the differences between Virtex-5 and Virtex-4 FX Ethernet MACs, illustrate some potential applications, and describe how to use standard Xilinx tools to integrate an Ethernet MAC into your design.
