Open Nand Flash Interface (ONFI)
ONFI (Open Nand Flash Interface) provides an smart way to verify the ONFI host controller or ONFI Flash memory model of a SOC or …
Overview
ONFI (Open Nand Flash Interface) provides an smart way to verify the ONFI host controller or ONFI Flash memory model of a SOC or a ASIC. The SmartDV's ONFI is fully compliant with standard ONFI Specification and provides the following features.
Open Nand Flash Interface (ONFI) is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
Open Nand Flash Interface (ONFI) comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
Key features
- Compliant with ONFI 2.3/3.0/4.0/4.1/5.0 specifications.
- Supports Source Synchronous and Asynchronous data interfaces.
- Supports all mandatory and optional commands.
- Supports 16 bit bus width operations.
- Supports Read ID commands.
- Supports Synchronous reset commands.
- Supports Interleaved/ Multi-plane commands.
- Supports Multiple LUN Operation.
- Supports Reset LUN commands.
- Supports Get features and Set features commands.
- Supports Implicit DCC Training commands.
- Supports Read DQ Training commands.
- Supports Write TX DQ Training Pattern commands.
- Supports Write TX DQ Training Read back commands.
- Supports Write RX DQ Training commands.
- Configurable timing modes for all data interface.
- Supports Partial Page programming and copy back programming.
- Source Synchronous data interface supports Clock Stop feature.
- Supports dual data bus.
- Supports Data Bus Inversion(DBI).
- Supports Small Data Move command for both Program and Copyback operations.
- Ability to generate Vendor Specific Commands and Block Abstracted NAND Commands.
- Rich set of configuration parameters to control ONFI functionality.
- Supports constrained randomization of protocol attributes.
- On-the-fly protocol and data checking.
- Supports SDR, DDR, NV-DDR2, NV-DDR3, NV-LPDDR4 data interface.
- Supports Volume select commands.
- Detects and reports the following errors.
- Page address error
- CRC error
- Command not support error
- Illegal command error
- Synchronous reset error
- Read ID error
- Reset LUN error
- Read cache error
- Read UID error
- Lun address change error
- Copyback program error
- Change row address error
- Read status enhanced error
- Interleave page address error
- Protocol checker fully compliant with ONFI Specification with versions 2.3/3.0/4.0/4.1/5.0.
- Status counters for various events on bus.
- Callbacks in host, slave and monitor for user processing of data.
- ONFI Verification IP comes with complete testsuite to test every feature of ONFI specification.
- Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
- Built in functional coverage analysis.
- Supports Callbacks, so that user can access the data observed by monitor.
Block Diagram
Benefits
- Faster testbench development and more complete verification of ONFI designs.
- Easy to use command interface simplifies testbench control and configuration of Host and Slave.
- Simplifies results analysis.
- Runs in every major simulation environment.
What’s Included?
- Complete regression suite containing all the ONFI testcases.
- Examples showing how to connect various components, and usage of Host, Slave and Monitor.
- Detailed documentation of all class, task and function's used in verification env.
- Documentation contains User's Guide and Release notes.
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
Frequently asked questions about Protocol Bridge IP cores
What is Open Nand Flash Interface (ONFI)?
Open Nand Flash Interface (ONFI) is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.