Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
SmartDV Technologies
Category:
SRAM
nvSRAM Memory Model
nvSRAM Memory Model provides an smart way to verify the nvSRAM component of a SOC or a ASIC.
Overview
nvSRAM Memory Model provides an smart way to verify the nvSRAM component of a SOC or a ASIC. The SmartDV's nvSRAM memory model is fully compliant with standard nvSRAM Specification and provides the following features. Better than Denali Memory Models.
nvSRAM Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
nvSRAM Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
Key features
- Supports nvSRAM memory devices from all leading vendors.
- Supports 100% of nvSRAM protocol standard nvSRAM specification.
- Supports all the nvSRAM commands as per the specs.
- Quickly validates the implementation of the nvSRAM standard.
- Supports up to 1MB memory density.
- Supports for write protection.
- Support the following devices.
- X8
- X16
- Supports for RTC with watch dog timer and clock alarm with programmable interrupts.
- Supports for hardware store, hardware recall, software store and software recall.
- Supports for interrupt and flag register programming.
- Supports for power down features.
- Supports for SPI with 40-MHz and 104-MHz.
- Supports for SPI mode 0 and mode 3.
- Supports for SPI status register, read status register, fast read status register and write status register programming.
- Supports for I2C with 100-kHz and 400-kHz speed and fast mode with1-MHz speed.
- Supports Zero cycle delay reads and writes.
- Supports Sleep mode operation.
- Supports for RTC registers and control registers programming.
- Supports for auto store inhibit modes.
- Checks for following
- Check-points include power up initialization and power off rules,
- State based rules, Active Command rules,
- Read/Write Command rules etc.
- All timing violations.
- Supports for full-timing as well as behavioral versions in one model.
- Supports for all timing delay ranges in one model: min, typical and max.
- Protocol checker fully compliant with nvSRAM Specification.
- Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
- Constantly monitors nvSRAM behavior during simulation.
- Built in functional coverage analysis.
- Supports Callbacks, so that user can access the data observed by monitor.
Block Diagram
nvSRAM Memory Model block diagram
Benefits
- Faster testbench development and more complete verification of nvSRAM designs.
- Easy to use command interface simplifies monitor control and configuration.
- Simplifies results analysis.
- Runs in every major simulation environment.
What’s Included?
- Complete regression suite containing all the nvSRAM testcases.
- Complete UVM/OVM sequence library for nvSRAM controller.
- Examples showing how to connect and usage of Model.
- Detailed documentation of all class, task and function's used in verification env.
- Documentation also contains User's Guide and Release notes.
Specifications
Identity
Part Number
nvSRAM Memory Model
Vendor
SmartDV Technologies
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
India
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is nvSRAM Memory Model?
nvSRAM Memory Model is a SRAM IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.