Vendor: SmartDV Category: Test / Debug

NAND Flash Synthesizable Transactor

NAND Flash Synthesizable Transactor provides a smart way to verify the NAND Flash component of a SOC or a ASIC in Emulator or FPG…

Overview

NAND Flash Synthesizable Transactor provides a smart way to verify the NAND Flash component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's NAND Flash Synthesizable Transactor is fully compliant with standard HY27UH08AG(5/D)M Specification and provides the following features.

Key features

  • Supports 100% of NAND Flash protocol standard of HY27UH08AG(5/D)M
  • Supports all the NAND Flash commands as per the specs
  • Supports NAND interface of x8 width
  • Supports multiplexed address/data
  • Supports memory cell array of (2K+64) bytes *64 pages*16,384 blocks
  • Supports page size of (2K + 64 spare) bytes for x8 device
  • Supports block size of (128K + 4K spare) bytes for x8 device
  • Supports page read/program
  • Supports copy back program mode for fast page copy without external buffering
  • Supports cache program mode to improve the program throughput
  • Supports fast block erase time of 2ms
  • Supports status register
  • Supports electronic signature
  • Supports chip enable don’t care
  • Supports hardware data protection
  • Provides cost effective solutions for mass storage applications
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations
  • Protocol checker fully compliant with NAND Flash specification HY27UH08AG(5/D)M

Block Diagram

NAND Flash Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the NAND Flash testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and function's used in verification env
  • Documentation contains User's Guide and Release notes

Specifications

Identity

Part Number
NAND Flash Transactor
Vendor
SmartDV
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV
HQ: India

Learn more about Test / Debug IP core

Keeping Pace with CXL Specification Revisions

As the Compute Express Link® (CXL®) specification rapidly evolves, so too must the tools and infrastructure used to verify designs built around it. Maintaining verification IP (VIP) that keeps pace with new specification revisions is no small task, particularly when dealing with major version shifts like the transition from CXL 2.0 to 3.0.

SmartDV Licenses SDIO IP Family to Ranix for V2X Products

To meet RANiX’s unique design goals, SmartDV will customize the IP to go beyond the standard SDIO functionality—thereby empowering RANiX to differentiate from their competitors. SmartDV will also provide RANiX with the requisite support and documentation to achieve ASIL certification for ISO 26262.

SmartDV Rolls Out Multi-Phase Expansion Plan

SmartDV™ Technologies, provider of flexible, customizable semiconductor design IP (intellectual property) and verification solutions, has expanded engineering operations beyond its headquarters in Bengaluru with the opening of a new office space in Coimbatore, Tamil Nadu, India.

Frequently asked questions about SerDes Test / Debug IP cores

What is NAND Flash Synthesizable Transactor?

NAND Flash Synthesizable Transactor is a Test / Debug IP core from SmartDV listed on Semi IP Hub.

How should engineers evaluate this Test / Debug?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Test / Debug IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP