Vendor: CAST Category: Video Transport

MPEG Transport Stream Multiplexing & Encapsulation Engine

The MTS-E core multiplexes and encapsulates audio, video, and metadata streams in a single MPEG Transport Stream (MTS), and optio…

Contact Provider Request Datasheet

Overview

The MTS-E core multiplexes and encapsulates audio, video, and metadata streams in a single MPEG Transport Stream (MTS), and optionally encapsulates the TS packets in Real-Time Transport Protocol (RTP) packets.

Under its default configuration, the MTS-E multiplexing and encapsulation engine supports two input stream channels, e.g., one Audio and one Video. Configurations with more than two input stream channels can be made available upon request. 

The output transport stream can be forwarded for local storage or transmitted over an Internet Protocol (IP) or other network. Streaming over IP networks often imposes further encapsulation of the transport stream in RTP, UDP, and IP packets. The MTS-E core can be programmed to perform RTP encapsulation, while the companion UDPIP core from CAST supports UDP/IP encapsulation. 

The core is easy to integrate in systems with or without a host processor. Once configured via its control registers, the MTS-E operates in a standalone basis.  Input streams and TS/RTP packet output are sent via dedicated AXI4-Streaming interfaces, enabling direct connection to hardware media encoders and hardware stacks for UDP or TCP. Status and control registers are accessible by an AXI4-Lite interface. 

The MTS-E core is available in RTL source or as a targeted FPGA netlist. Subsystems integrating the core with H.264 encoder, UDP/IP, and eMAC cores are also available from CAST, and can enable rapid video over IP systems development.

The versatile MTS-E core is especially suitable for video conferencing systems, surveillance systems, and other multi-channel media streaming applications and devices featuring media streaming over IP networks. 

Key features

  • MPEG Transport Stream Multiplexing & Encapsulation 
    • Compliant to ISO/IEC 13818-1 
    • Two input stream channels (additional channels upon request)
    • Supports common stream types
      • Audio 
      • Video 
      • Metadata
    • Flexible Encapsulation 
      • Programmable Packetized Elemen-tary Stream (PES) packet size
      • Programmable TS packet group size
      • Optional Program Info support
      • Optional Elementary Stream Info support
  • RTP Encapsulation 
    • Software enabled/disabled encapsulation of the MPEG Transport stream in RTP packets
  • Easy Integration 
    • Standalone, processor-less operation
    • AMBA® AXI Interfaces 
    • AXI4-Lite™ Control/Status register interfaces 
    • AXI4-Streaming™ interfaces for packet data
    • Optional Avalon® SoC bus interface
    • Configurable input and output buffers sizes
    • The MTS-E can be delivered pre-integrated with:
      • Video Encoder cores from CAST
      • UDP/IP Hardware Stack from CAST, and eMAC core from Altera, AMD, or other third-party
         

Block Diagram

MTS-E block diagram

Specifications

Identity

Part Number
MTS-E
Vendor
CAST
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

CAST
HQ: USA
Contact CAST

Learn more about Video Transport IP core

Using a Versatile, Independent IP Platform for SoC Design

This paper shows how companies adopting an IP platform approach can maximize the benefits of their investment by choosing a flexible, versatile platform suitable for a variety of projects. Major points to consider are illustrated through one such platform, the PIP-AMBA from CAST

Enabling High Performance SoCs Through Multi-Die Re-use

This paper gives a high-level overview of a technique for rapid design of new IC designs using multiple dice packaged in a variety of aggregations allowing for differnent performance levels and price points to be achieved. The technique relies on a new high-bandwidth low pin-count communication channel between two or more dice.

An HDTV SoC Based on a Mixed Circuit-Switched / NoC Interconnect Architecture (STBus/VSTNoC)

This paper presents the interconnect solution adopted for an HDTV SoC developed in HVD division of STM. The SoC is a one-chip satellite HDTV set-top box IC developed in 65nm technology. The interconnect of this HDTV SoC is the first in STM implementing a mixed archi­tecture based on the circuit-switched interconnect named STBus and the new NoC interconnect named VSTNoC.

Frequently asked questions about Video Transport IP cores

What is MPEG Transport Stream Multiplexing & Encapsulation Engine?

MPEG Transport Stream Multiplexing & Encapsulation Engine is a Video Transport IP core from CAST listed on Semi IP Hub.

How should engineers evaluate this Video Transport?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Transport IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP