Vendor: SmartDV Technologies Category: MIPI

MIPI SPP Verification IP

The SmartDV Verification IP (VIP) for MIPI SPP provides an efficient and simple way to verify the MIPI SPP devices.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

The SmartDV Verification IP (VIP) for MIPI SPP provides an efficient and simple way to verify the MIPI SPP devices. The SmartDV Verification IP for MIPI SPP is fully compliant with version 1.0 Specification and provides the following features:

MIPI SPP Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI SPP Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports version 2.0 Specification.
  • Full MIPI SPP Debug Test System (Master) and Target System (Slave) functionality.
  • Supports Independent, Full-Duplex Communication.
  • Supports dynamic sizing of SPTBs with following types.
    • Single packet per SPTB
    • Variable sized SPTB
    • Constant sized SPTB
  • Supports following SPP packets.
    • Full SPP
    • Tiny SPP
  • Supports following Opcodes,
    • Write System
    • Read System
    • Write SP Config
    • Read SP Config
    • Unblock SP Engine
    • Initialize SP Engine
    • Nop
    • Pad
    • Write Read System
    • Loop Trig System
  • Supports the normal and error response generation.
  • Supports the config registers and access space related config registers with register address of 32 bits.
  • Supports 32 access spaces.
  • Supports write and read system transactions upto 64 bit address width.
  • Supports the injection and detection for following errors.
    • Bad version error
    • Bad command & response sequence number error
    • Bad opcode in CE chck first state error
    • Bad position of special opcode error
    • Bad end of SPTB error
    • Bad opcode error
    • Bad signature error
    • Bad config TBC error
    • Bad config size error
    • Bad config address error
    • Bad config register error
    • Bad config write error
    • Bad config read error
    • Bad access space unavailable error
    • Bad access space non existent error
    • Bad access space disabled error
    • Bad access space busy error
    • Bad system size error
    • Bad system address error
    • Bad system TBC error
    • System timeout busy error
    • System timeout not busy error
    • Bad response type error
    • Invalid response type error
    • Invalid error type error
    • Invalid error code error
  • Supports JTAG Access Space.
  • Callbacks in DTS, TS and monitor for various events.
  • Monitor, Detects and notifies the test bench of all protocol and timing errors.
  • Status counters for various events in bus.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Functional coverage of complete MIPI SPP specifications.
  • MIPI SPP Verification IP comes with complete testsuite to test every feature of MIPI SPP specification.

Block Diagram

MIPI SPP VIP block diagram

Benefits

  • Faster testbench development and more complete verification of MIPI SPP designs.
  • Easy to use command interface simplifies testbench control and configuration of master, slave and monitor
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the MIPI SPP testcases.
  • Examples showing how to connect various components, and usage of Master, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
MIPI SPP VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about MIPI IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI SPP Verification IP?

MIPI SPP Verification IP is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP