Vendor: SmartDV Technologies Category: MIPI

MIPI SPP Synthesizable Transactor

MIPI SPP Synthesizable Transactor provides a smart way to verify the MIPI SPP component of a SOC or a ASIC in Emulator or FPGA pl…

Contact Provider Request Datasheet

Overview

MIPI SPP Synthesizable Transactor provides a smart way to verify the MIPI SPP component of a SOC or a ASIC in Emulator or FPGA platform. MIPI SPP Synthesizable Transactor provides an smart way to verify the MIPI SPP bi-directional two-wire bus. The SmartDV's MIPI SPP Synthesizable Transactor is fully compliant with Specification for SPP version 1.0 and provides the following features.

Key features

  • Compliant with MIPI SPP version 2.0 specification.
  • Full MIPI Debug functionality.
  • Supports all Debug CCC's and Opcodes
  • Supports Error handling methods
  • Action and Event indications and opcode related to JTAG in the sneakpeek pockets
  • Supports below two different header structurs
    • For high speed mode full sneakpeek
    • For low band width TinnySPP(4Byte header derivative of SPP)
  • Fully synthesizable
  • Static synchronous design
  • Positive edge clocking and no internal tri-states
  • Scan test ready
  • Simple interface allows easy connection to microprocessor/microcontroller devices
  • Supports on-the-fly protocol and data checking
  • Ability to transmit strings to help verification of SOC
  • Notifies the test bench of significant events such as transactions, warnings,and protocol violations
  • MIPI SPP Synthesizable VIP comes with complete test suite to verify each and every feature of MIPI SPP specification
  • Status counters for various events in bus

Block Diagram

MIPI SPP Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the MIPI SPP testcases
  • Examples showing how to connect various components, and usage of Synthesiable VIP
  • Detailed documentation of all DPI, class, task and functions used in verification env
  • Documentation contains User's Guide and Release notes

Specifications

Identity

Part Number
MIPI SPP Transactor
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about MIPI IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI SPP Synthesizable Transactor?

MIPI SPP Synthesizable Transactor is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP