MIPI SPMI Slave AHB Bridge IIP
MIPI SPMI Slave AHB Bridge interface provides full support for the two-wire MIPI SPMI synchronous serial interface, compatible wi…
Overview
MIPI SPMI Slave AHB Bridge interface provides full support for the two-wire MIPI SPMI synchronous serial interface, compatible with SPMI specification. Through its SPMI compatibility, it provides a simple interface to a wide range of low-cost devices. MIPI SPMI Slave AHB Bridge IIP is proven in FPGA environment.The host interface of the MIPI SPMI can be simple interface or can be AMBA APB, AMBA AHB, AMBA AHB-Lite, AMBA AXI, AMBA AXI-Lite, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
MIPI SPMI Slave AHB Bridge IIP is supported natively in Verilog and VHDL
Key features
- Supports 2.0 and 1.0 MIPI SPMI Specification
- Full MIPI SPMI Slave functionality
- Supports following frames
- Command Frame
- Data/Address Frame
- No Response Frame
- Supports ACK/NACK as per 2.0 specs
- Support for slave requests through Alert(A) / Slave Request(SR) bit.
- Support for slave request hold.
- Glitch suppression (optional).
- Supports extended register read/writes
- Supports wakeup command
- Supports Authentication Command Sequence
- Device Descriptor Block command Sequences
- Fully synthesizable
- Static synchronous design
- Positive edge clocking and no internal tri-states
- Scan test ready
- Simple interface allows easy connection to microprocessor/microcontroller devices
- This core achieves ASIL B and can be made to achieve ASIL D as per ISO26262
Block Diagram
Benefits
- Single Site license option is provided to companies designing in a single site.
- Multi Sites license option is provided to companies designing in multiple sites.
- Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
- Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.
What’s Included?
- The MIPI SPMI Slave AHB Bridge interface is available in Source and netlist products.
- The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
- Easy to use Verilog Test Environment with Verilog Testcases
- Lint, CDC, Synthesis, Simulation Scripts with waiver files
- IP-XACT RDL generated address map
- Firmware code and Linux driver package
- Documentation contains User's Guide and Release notes.
- ISO26262 Safety Manual (SAM) Document
- ISO26262 Failure Modes, Effects and Diagnostics Analysis (FMEDA) Document
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
Frequently asked questions about Protocol Bridge IP cores
What is MIPI SPMI Slave AHB Bridge IIP?
MIPI SPMI Slave AHB Bridge IIP is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.