Vendor: SmartDV Technologies Category: MIPI

MIPI SPMI PSVIP

MIPI SPMI Post Silicon Validation IP (MIPI SPMI Protocol Analyzer And Exerciser) provides a smart way to post silicon validation …

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

MIPI SPMI Post Silicon Validation IP (MIPI SPMI Protocol Analyzer And Exerciser) provides a smart way to post silicon validation of the MIPI SPMI component of a SOC. MIPI SPMI Post Silicon Validation IP provides an smart way to post silicon validation of the MIPI SPMI bi-directional two-wire bus. The SmartDV's MIPI SPMI Post Silicon Validation IP is fully compliant with version 2.0 MIPI Alliance specification for System Power Management Interface and provides the following features.

MIPI SPMI PSVIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI SPMI PSVIP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports 1.0 and 2.0 MIPI SPMI Specification.
  • Supports Full MIPI SPMI Master and Slave functionality.
  • Operates as a Master, Slave, or both.
  • Supports all topologies as per the MIPI SPMI specification.
  • Supports multiple slaves and multiple masters.
  • Compares read data with expected results.
  • Support for slave requests through Alert bit.
  • Support for slave request hold.
  • Supports following master bus connecting on bus.
    • Connecting by detecting SSC
    • Connecting by detecting Bus idle
    • Connecting by detecting Bus arbiration
  • Supports following frames
    • Command Frame
    • Data/Address Frame
    • No Response Frame
  • Supports all types of SPMI commands.
  • Supports ACK/NACK generation as per 2.0 specs.
  • Supports various kind of Master and Slave errors generation.
    • Undefined command frame
    • Command frame with parity error
    • Command frame length error
    • Address frame with parity error
    • Data frame with parity error
    • Read of unused register
    • Write of an unused register
    • Read using the broadcast ID or a GSID
    • ACK/NACK errors
  • Supports extended register read/writes.
  • Supports optional signal also.
  • Supports device enumeration.
  • Supports master and slave arbitration.
  • Supports bus-accurate timing.
  • Supports programmable speed.

Block Diagram

MIPI SPMI PSVIP block diagram

Benefits

  • Runs in custom FPGA platforms
  • Validate SPMI device for compliance

What’s Included?

  • Linux Perl Driver to control the PSVIP
  • Encrypted RTL of PSVIP or Bit file for selected FPGA platform
  • Complete regression suite containing all the MIPI SPMI testcases
  • Detailed documentation of all functions of perl driver and testcases
  • Documentation also contains User's Guide and Release notes

Specifications

Identity

Part Number
MIPI SPMI PSVIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about MIPI IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI SPMI PSVIP?

MIPI SPMI PSVIP is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP