Vendor: MAXVY Technologies Pvt Ltd Category: MIPI

MIPI SPMI HOST CONTROLLER

The System Power Management Interface is a two wire interface that connects the integrated power controller (PC) of a System-on-C…

Contact Provider Request Datasheet

Overview

The System Power Management Interface is a two wire interface that connects the integrated power controller (PC) of a System-on-Chip (SoC) processor system with one or more Power Management Integrated Circuits(PMIC) voltage regulation systems.

Key features

  • Compliance as per MIPI Alliance Specifiction version 2.0
  • Support SCLK frequency Low Speed - 32kHz to 15MHz
  • Support SCLK frequency High Speed - 32kHz to 26MHz
  • Supported command sequences are
    1. Register 0 Write
    2. Register Write
    3. Register Read
    4. Extended Register Write
    5. Extended Register Read
    6. Extended Register Write Long
    7. Extended Register Read Long
    8. Reset
    9. Sleep
    10. Wakeup
    11. Shutdown
    12. Master write
    13. Master read
    14. Transfer Bus Ownership
  • Support Bus Arbitration
  • Support Parity Check
  • Support of generate parity
  • Register Access using command sequence
  • SCLK Handover

Block Diagram

SPMI HOST Controller block diagram

What’s Included?

  • Verilog Source code.
  • User Guide.
  • IP Integration Guide.
  • Simulation script.
  • Synthesis script.
  • Encrypted UVM Verification Testbench Environment.
  • Basic Testsuite.

Specifications

Identity

Part Number
SPMI HOST Controller
Vendor
MAXVY Technologies Pvt Ltd
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact MAXVY Technologies Pvt Ltd

Learn more about MIPI IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI SPMI HOST CONTROLLER?

MIPI SPMI HOST CONTROLLER is a MIPI IP core from MAXVY Technologies Pvt Ltd listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP