MIPI RFFE SPI I2C Slave IIP

MIPI RFFE SPI I2C Slave interface provides full support for the two-wire MIPI RFFE synchronous serial interface with SPI and I2C overlay, compatible with RFFE, SPI and I2C specification. Through its RFFE compatibility, it provides a simple interface to a wide range of low-cost devices. MIPI RFFE SPI I2C Slave IIP is proven in multiple ASIC.The host interface of the MIPI RFFE/SPI/12C can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

MIPI RFFE SPI I2C Slave IIP is supported natively in Verilog and VHDL

• Supports 2.0 MIPI RFFE Specification
• Supports SPI Block Guide V04.01 Specification
• Full MIPI RFFE Slave functionality
• Supports following frames
• Command Frame
• Data/Address Frame
• No Response Frame
• Supports extended register read/writes
• Supports device enumeration
• Supports Low power modes
• Supports half speed
• Full SPI Slave functionality
• Supports following frames for SPI
• Sleep Frame
• Wakeup Frame
• Write Frame
• Read Frame
• Supports 8 bit and 16 bit address for SPI
• Support single and burst transfer mode for SPI
• Supports I2C version 2.1 specification
• Full I2C Slave transmit and receive Functionality
• Supports Start, repeat start and stop for all possible transfers for I2C
• Supports 7b/10b Addressing for I2C
• Supports following speed modes for I2C
• Standard mode
• Fast mode
• High speed mode
• Supports clock stretching for I2C
• Supports General call address handling for I2C
• Fully synthesizable
• Static synchronous design
• Positive edge clocking and no internal tri-states
• Scan test ready
• Simple interface allows easy connection to microprocessor/micro-controller devices

• Single Site license option is provided to companies designing in a single site.
• Multi Sites license option is provided to companies designing in multiple sites.
• Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
• Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

• The MIPI RFFE SPI I2C Slave interface is available in Source and netlist products.
• The Source product is delivered in plain text verilog or VHDL or SystemC source code
• Integration testbench and tests
• Scripts for simulation and synthesis with support for common EDA tools
• Documentation contains User's Guide and Release notes.