MIPI DEBUG Synthesizable Transactor
MIPI DEBUG Synthesizable Transactor provides a smart way to verify the MIPI DEBUG component of a SOC or a ASIC in Emulator or FPG…
Overview
MIPI DEBUG Synthesizable Transactor provides a smart way to verify the MIPI DEBUG component of a SOC or a ASIC in Emulator or FPGA platform. MIPI DEBUG Synthesizable Transactor provides an smart way to verify the MIPI DEBUG bi-directional two-wire bus. The SmartDV's MIPI DEBUG Synthesizable Transactor is fully compliant with Specification for DEBUG version 1.0 and provides the following features.
Key features
- Compliant with MIPI Debug version 1.0 specification.
- Full MIPI Debug functionality.
- Support full I3C Slave with CCC, Hot Join, IBI, DAA and HDR mode.
- Full Link and Network/Transport layer.
- Support Network adaptors for following
- SPP
- STP
- SAM
- TWP
- UART
- Supports upto 16 Network Adaptors
- Supports error detection and recovery
Block Diagram
Benefits
- Compatible with testbench writing using SmartDV's VIP
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
What’s Included?
- Synthesizable transactors
- Complete regression suite containing all the MIPI DEBUG testcases
- Examples showing how to connect various components, and usage of Synthesiable VIP
- Detailed documentation of all DPI, class, task and functions used in verification env
- Documentation contains User's Guide and Release notes
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about MIPI IP core
MIPI MPHY 6.0: Enabling Next-Generation UFS Performance
MIPI: Powering the Future of Connected Devices
Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY
New Developments in MIPI's High-Speed Automotive Sensor Connectivity Framework
Streamlining Camera Security Validation Framework Using Synopsys MIPI CSE v2.0 VIP
Frequently asked questions about MIPI IP cores
What is MIPI DEBUG Synthesizable Transactor?
MIPI DEBUG Synthesizable Transactor is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this MIPI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.