Vendor: Shikino High-Tech CO.,LTD Category: MIPI

MIPI CSI-2 Receiver for FPGA

MIPI CSI-2 Rx - IP core for FPGA which based on CSI-2 standard : Camera - Application Processor.

Overview

MIPI CSI-2 Rx - IP core for FPGA which based on CSI-2 standard : Camera - Application Processor.

Key features

  • Realize MIPI I/F with Low cost
  • Series development for small quantity, large variety
  • Available for evaluation of Product development
  • Data Lane 1~4Lane
  • Bit Rate Max 1.5Gbps/Lane
  • Data Formats Raw8/10/12/14?RGB565/666/888?YUV422(8/10bit)etc

Block Diagram

Applications

  • Automotive
  • Communications Consumer Electronics

What’s Included?

  • RTL:Verilog-HDL
  • Functional specification sheet
  • Design specification sheet
  • Verification environment(sample pattern)

Specifications

Identity

Part Number
MIPI CSI-2 Rx
Vendor
Shikino High-Tech CO.,LTD
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about MIPI IP core

Shikino Launches Still Image Codec IP Obtaining 16X Faster Image Processing

Shikino today announced that it has launched a new still image codec IP, “KJN-8EX”, and commenced sales on July 31, 2015. As a new product from the “KJN series” with the world’s top share in the still image compression/decompression technology, Shikino developed this still image codec IP which has the high-speed image processing performance, 16X speed (16 data/clock), in the JPEG compression/decompression with high bit depths (8-bit/10-bit/12-bit).

Shikino Launches Still Image Encoder IP Obtaining "World-class speed" 32X faster image processing

Shikino today announced that it has launched a new still image Encoder IP. As a new product from the "KJN series" with the world's top share in the still image compression/decompression technology, Shikino developed this still image encoder IP which has the world's highest image processing performance, 32X speed (32 data/clock) and the JPEG compression function with high bit depths (8-bit/10-bit/12-bit).

Shikino Launches Still Image Encoder IP Obtaining High-speed Image Processing in 16X speed (16 data/clock)

As a new product from the "KJN series" with the world's top share in the still image compression/decompression technology, Shikino developed this still image encoder IP which has the world's first image processing performance, 16X speed (16 data/clock), in the JPEG compression with high bit depths (8-bit/10-bit/12-bit). The product is most suitable for the mobile/broadcasting/ medical/aerospace fields and so forth.

Frequently asked questions about MIPI IP cores

What is MIPI CSI-2 Receiver for FPGA?

MIPI CSI-2 Receiver for FPGA is a MIPI IP core from Shikino High-Tech CO.,LTD listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP