Vendor: Shikino High-Tech CO.,LTD Category: MIPI

MIPI CSI-2 Receiver for FPGA

MIPI CSI-2 Rx - IP core for FPGA which based on CSI-2 standard : Camera - Application Processor.

Overview

MIPI CSI-2 Rx - IP core for FPGA which based on CSI-2 standard : Camera - Application Processor.

Key features

  • Realize MIPI I/F with Low cost
  • Series development for small quantity, large variety
  • Available for evaluation of Product development
  • Data Lane 1~4Lane
  • Bit Rate Max 1.5Gbps/Lane
  • Data Formats Raw8/10/12/14?RGB565/666/888?YUV422(8/10bit)etc

Block Diagram

Applications

  • Automotive
  • Communications Consumer Electronics

What’s Included?

  • RTL:Verilog-HDL
  • Functional specification sheet
  • Design specification sheet
  • Verification environment(sample pattern)

Specifications

Identity

Part Number
MIPI CSI-2 Rx
Vendor
Shikino High-Tech CO.,LTD
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Shikino High-Tech CO.,LTD
HQ: Japan
Shikino High-Tech has created new value in the field of electronics, rooted in the Shikino spirit of nothing ventured, nothing gained. We continue to make progress with our exemplary design and development capabilities in those areas of technology which are our pride, including our module development centered around camera systems and image processing modules, design & development in the image processing sector based around our own JPEG IP technology, and the design and development of semi-conductor testing equipment such as LSI test development which contributes to the prompt startup of production lines and burn-in devices which guarantee total burn-in.

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI CSI-2 Receiver for FPGA?

MIPI CSI-2 Receiver for FPGA is a MIPI IP core from Shikino High-Tech CO.,LTD listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP