Vendor: Synopsys, Inc. Category: MIPI PHY

MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive

Synopsys’ integrated C-PHY/D-PHY IP enables high-performance, low-power interface to SoCs, application processors, baseband proce…

Contact Provider Request Datasheet
MIPI C-PHY + 1 TSMC 16nm Available on request View all specifications

Overview

Synopsys’ integrated C-PHY/D-PHY IP enables high-performance, low-power interface to SoCs, application processors, baseband processors, and peripheral devices for mobile, automotive, artificial intelligence (AI), and IoT applications. The PHY, for FinFET processes and compliant with the MIPI C-PHY and D-PHY specifications, operates at 6.5Gb/s per lane and 6.5Gs/s per trio respectively for a maximum speed of 44.5Gb/s. The Synopsys C-PHY/D-PHY addresses energy requirements by supporting low-power state modes and delivering below 1.2pJ/ bit at the maximum speed. The PHY offers built-in test capabilities, including pattern generator, logic analyzer, and loopback modes covering all circuits. The Synopsys C-PHY/D-PHY IP interoperates with Synopsys’ ASIL B Ready ISO 26262 certified CSI-2 and DSI/DSI-2 controllers which support key features of the latest MIPI display and camera specifications.

Key features

  • Compliant with the latest MIPI C-PHY and D-PHY specifications
  • Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
  • D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
  • C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
  • Multiple low-power modes, including shut-down, provides multiple test modes for increased reliability
  • Easy integration with the protocol controller layer by implementing the MIPI recommended PPI
  • Reliable, high-speed interface for camera and display applications, reducing line count and minimizing cable wires and EMI shielding requirements

Benefits

  • Compliant with the MIPI D-PHY specification, v2.1
  • 4 Lanes in D-PHY mode up to 6.5Gb/s per lane
  • Compliant with the MIPI C-PHY specification, v2.0
  • 3 trios in C-PHY mode up to 6.5Gs/s per trio
  • Aggregate throughput up to 44.5Gb/s in C-PHY mode and 26Gb/s in D-PHY mode
  • Wide PHY Protocol Interface (PPI)
  • Low-power escape modes and ultra low- power state modes
  • Shutdown mode
  • High speed BIST and at-speed scan test
  • Primary, secondary, TX- and RX-only configurations
  • Flexible input clock reference and lane/trio swap
  • Silicon-proven, robust design available in advanced process technologies

Applications

  • CSI-2 Host
  • DSI/DSI-2 Host
  • CSI-2 Device
  • DSI/DSI-2 Device

What’s Included?

  • Databook
  • Behavioral model
  • LEF file
  • LIB file
  • GDSII Layout Database

Silicon Options

Foundry Node Process Maturity
TSMC 16nm 16nm 160 nm Available on request

Specifications

Identity

Part Number
dwc_ap_mipi_cd_12_21_tx_2t2l_tsmc
Vendor
Synopsys, Inc.
Type
Silicon IP

Standards & Interfaces

MIPI PHY
MIPI C-PHY , MIPI D-PHY

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Synopsys, Inc.
HQ: USA
Contact Synopsys, Inc.

Learn more about MIPI PHY IP core

Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP

In our current work, we focus on the low power analysis and verification challenges and the methodology used to verify low power design. The power-gating feature that we term Hibernation brings in significant power savings to Synopsys SSIC IP Controller. The verification tests the functionality of the Controller before, during and after hibernation state. The low power analysis will showcase the power savings achieved in SSIC IP with and Without Hibernation.

Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP

With the rapid development of modern mobile systems there is a great increase in the complexity involved in the IP and SOC designs and correspondingly the functional verification also becomes a challenge. To reduce time to market, IPs needed for the SOC must be developed in parallel to the top level design and should be verified in parallel. This requires strong methodology and infrastructure support which allows the SOC design team to be aligned on the requirements with IP teams. Methodology should also ensure that SOC design team gets the required data for the IP to proceed with the complexity of SOC design.

Frequently asked questions about MIPI PHY IP

What is MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive?

MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive is a MIPI PHY IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for tsmc Available on request.

How should engineers evaluate this MIPI PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP