IP Accelerated (Bye Bye EDA 360)
Eric Esteve
Vendor:
Actt
Category:
MIPI PHY
2.5G MIPI D-PHY in TSMC 22nm
The ACTT family of interface IP for MIPI protocols is the way with mobile-optimized low power and high performance.
Overview
The ACTT family of interface IP for MIPI protocols is leading the way with mobile-optimized low power and high performance. Compliant with the specification for MIPI D-PHY rev1.2 with speeds up to 2.5 Gbps per lane in 28nm or 22nm logic process node, this ACTT Design IP of MIPI D-PHY supports DSI/DSI-2 and CSI-2 protocols.
These IPs is a mixed-signal PHY consisting of a DSI D-PHY transmitter and a DSI D-PHY receiver. The PHY IP is designed to be robust under varying signal strength and noise conditions.
The PHY IP is part of the comprehensive ACTT Design IP portfolio comprised of high speed interface, memory, low power analog, and system IPs.
These IPs is a mixed-signal PHY consisting of a DSI D-PHY transmitter and a DSI D-PHY receiver. The PHY IP is designed to be robust under varying signal strength and noise conditions.
The PHY IP is part of the comprehensive ACTT Design IP portfolio comprised of high speed interface, memory, low power analog, and system IPs.
Key features
- ? Complaint MIPI D-PHY v1.2.
- ? Support up to 2.5Gb/s HS data transmission.
- ? Support one clock and up to 4 data lanes.
- ? Support ULPS.
- ? Support LP reverse transmission only data lane0.
- ? 80Mbps to 1.5Gbps data rate per lane without Deskew calibrations
- ? 1.5Gbps to 2.5Gbps with Deskew calibration support
- ? Max data rate up to 10Mbps in low power mode
- ? Resistance termination calibration
- ? Built-in self test function capable of producing and checking PRBS random patterns
- ? Data lanes polarity swaping supports
- ? 8 bits/16 bits PPI interface support
- ? Operating junction temperature: -40°C ~ +25°C ~ +125°C;
Applications
- DSI/DSI-2 Host
- CSI/CSI-2 Device
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 22nm | ULL | Available on request |
Specifications
Identity
Part Number
2.5G MIPI D-PHY in TSMC 22nm
Vendor
Actt
Type
Silicon IP
Standards & Interfaces
MIPI PHY
MIPI D-PHY
Provider
HQ:
China
Learn more about MIPI PHY IP core
MIPI DPHY Solution
Infineon Drives Automotive MCU Performance Higher with Synopsys Interface IP
Ron DiGuiseppe, Synopsys
Cadence First to Demo Complete M-PCIe PHY and Controller Solution at MIPI and PCI-SIG Conferences
Arif Khan
Super Edge Medical SoC (SEMC)
Post Covid 19, the biggest bet for revival of the industry is on 5G proliferation across the world. It is widely expected that 5G’s Enhanced Mobile broadband (eMMB) with speeds as high as 20X of 4G speed, Ultra reliable and Low Latency Communication ( URLLC) and massive Machine type connectivity (mMTC) will transform the world.
D-PHY, M-PHY & C-PHY? First Look at Testing MIPI's Latest PHY
Chris Loberg, Senior Technical Marketing Manager, Tektronix
Frequently asked questions about MIPI PHY IP
What is 2.5G MIPI D-PHY in TSMC 22nm?
2.5G MIPI D-PHY in TSMC 22nm is a MIPI PHY IP core from Actt listed on Semi IP Hub. It is listed with support for tsmc Available on request.
How should engineers evaluate this MIPI PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.