Micro-Ring Modulator Driver
Up to 100 Gbps NRZ/PAM4 on GF Fotonix™, silicon-proven, GDS ready
Overview
High-speed driver IP optimized for micro-ring modulator transmitters on monolithic silicon photonic platforms. StarIC's MRM driver IP enables the electro-optical transmit path in integrated transceiver designs, a core component of our electro-photonic interconnect roadmap.
Process/ GF Fotonix™ (45SPCLO)
Key features
- Up to 100 Gbps data rate
- NRZ and PAM4 options available
- GlobalFoundries Fotonix™ process (45SPCLO)
- GDS ready
Applications
- Optical transmitters
- PAM4 datacenter links
- Integrated electro-photonic transceivers
- WDM system integration
What’s Included?
- GDS layout database
- Liberty timing models (.lib)
- LEF layout exchange format
- Documentation available
- Integration support package
- Sche
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 40nm | LP | Available on request |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Modulator IP core
Inova Semiconductors and StarIC Announce Initial Silicon Validation, Accelerating APXpress Ecosystem for Physical AI
StarIC opens design center in The Netherlands
StarIC and GlobalFoundries announce strategic partnership, release high-Speed TIA and drivers to advance silicon photonics ecosystem
StarIC appoints Redtree Solutions as Sales Representative in Pan-Europe
Frequently asked questions about Photonic Modulator IP cores
What is Micro-Ring Modulator Driver?
Micro-Ring Modulator Driver is a Modulator IP core from StarIC Inc listed on Semi IP Hub. It is listed with support for globalfoundries Available on request.
How should engineers evaluate this Modulator?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Modulator IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.