Vendor: T2M GmbH Category: LIN

LIN 2.2, 2.1 and 1.3 Protocol Controller IP

The LIN is a soft core of the Local Interconnect Network (LIN).

Overview

The LIN is a soft core of the Local Interconnect Network (LIN). This interface is a serial communication protocol, designed primarily to be used in automotive applications. Compared to CAN, LIN is slower, but thanks to its simplicity, is much more cost effective. Our Core is ideal for a communication in intelligent sensors and actuators, where the bandwidth and versatility of CAN is not required. The LIN core provides an interface between a microprocessor/microcontroller and a LIN bus. It can work as master or slave LIN node, depending on a work mode, determined by the microprocessor/microcontroller. Our controller supports transmission speed between 1 and 20kb/s, which allows it to transmit and receive LIN messages compatible to LIN 1.3. LIN 2.1 and the newest 2.2. The reported information status includes the type and condition of transfer operations being performed by the LIN, as well as a wide range of LIN error conditions (overrun, framing, parity, timeout). Our Core includes programmable timer, which allows to detect timeout and synchronization error. The LIN is described at RTL level, empowering the target use in FPGA and ASIC technologies.

Key features

  • Conforms with LIN 1.2, LIN 2.1 and LIN 2.2 specification.
  • Automatic LIN Header handling
  • Automatic Re-synchronization
  • Data rate between 1Kbit/s and 20 Kbit/s
  • Master and Slave work mode
  • Time-out detection
  • Extended error detection
  • “Break-in-data” support
  • Available system interface wrappers:
  • AMBA - APB Bus
  • Altera Avalon Bus
  • Xilinx OPB Bus

Block Diagram

Applications

  • Automotive
  • Industrial
  • Embedded communication systems

What’s Included?

  • Source code:
  • VHDL Source Code or/and
  • VERILOG Source Code or/and
  • Encrypted, or plain text EDIF
  • VHDL & VERILOG test bench environment
  • Active-HDL automatic simulation macros
  • ModelSim automatic simulation macros
  • Tests with reference responses
  • Technical documentation
  • Installation notes
  • HDL core specification
  • Datasheet
  • Synthesis scripts
  • Example application
  • Technical support

Specifications

Identity

Part Number
LIN Bus Controller IP
Vendor
T2M GmbH
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: Germany

Learn more about LIN IP core

Understanding the LIN PHY (physical) layer

The physical layer of the Local Interconnection Network is a key part of this automotive networking standard; it has unique attributes of which designers should be aware.

What Makes Ethernet IP Truly Automotive-Grade

This blog examines what separates truly automotive-grade Ethernet IP from generic implementations across functional safety, time-sensitive networking, security, observability, lifecycle management, and the integration disciplines that only become visible once a program is deep into development.

Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors

The RISC-V Vector Extension (RVV) is a cornerstone for supporting compute throughout in scientific and machine learning workloads. Yet compiler support and performance monitoring on real RVV 1.0 hardware are still evolving. In this work, the authors design a suite of assembly microbenchmarks to establish performance ceilings and calibrate performance counters on RVV hardware.

Frequently asked questions about LIN IP cores

What is LIN 2.2, 2.1 and 1.3 Protocol Controller IP?

LIN 2.2, 2.1 and 1.3 Protocol Controller IP is a LIN IP core from T2M GmbH listed on Semi IP Hub.

How should engineers evaluate this LIN?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LIN IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP