Vendor: Altera Category: Channel Coding

LDPC Intel® FPGA IP

Low-density parity-check (LDPC) codes are linear error correction codes that allow you to transmit messages over noisy channels.

Contact Provider Request Datasheet

Overview

Low-density parity-check (LDPC) codes are linear error correction codes that allow you to transmit messages over noisy channels. Intel's 5G Low-Density Parity Check (LDPC) Intel FPGA Intellectual Property (IP) core is a high-throughput encoder or decoder that is compliant with 3rd Generation Partnership Project (3GPP) 5G specification. LDPC codes offer better spectral efficiency and support the high throughput for 5G new radio (NR). With the flexibility of Intel FPGAs, various configurations can be designed and implemented and re-designed to support any changes to base graph, code rate, Z and LR width.

Features

All Decoders Have:

  • MATLAB models
  • Double-buffered architecture to reduce latency and boost throughput
  • Early stopping criterion
  • Parameters for:
  • Input parallelism
  • Decoding parallelism
  • LLR width
  • Attenuation factor

Block Diagram

LDPC Intel® FPGA IP block diagram

Specifications

Identity

Part Number
LDPC Intel® FPGA IP
Vendor
Altera
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Altera
HQ: USA
Contact Altera

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is LDPC Intel® FPGA IP?

LDPC Intel® FPGA IP is a Channel Coding IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP