JPEG-LS Encoder IP
The Lancero JPEG-LS Lossless Image Encoder for FPGAs is an efficient implementation of the best-in-class lossless image compressi…
Overview
The Lancero JPEG-LS Lossless Image Encoder for FPGAs is an efficient implementation of the best-in-class lossless image compression standard JPEG-LS (ISO/IEC 14495-1 and ITU-T Rec. T.87).
JPEG-LS performs better than JPEG-2000 in most lossless use cases but with a much lower resource count, no need for external memory. And less than one line of latency.
Key features
- Leading lossless image compression results for 8 to 16 bits image sample depths.
- Less than one line of encoding latency.
- Low resource count, no external memory needed.
- Pixel and data FIFO input/output or Avalon Streaming interface with back-pressure.
- Accepts and encodes one pixel per clock cycle.
- Configurable output data word width.
- Configurable image sizes up to ultra high definition and beyond.
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Video Processing IP core
Configurable Processors for Video Processing SOCs
FPGA-based video surveillance comes of age
Picking the right MPSoC-based video architecture: Part 1
Video encoding with low-cost FPGAs for multi-channel H.264 surveillance
Analysis: ARC's Configurable Video Subsystems
Frequently asked questions about Video Processing IP
What is JPEG-LS Encoder IP?
JPEG-LS Encoder IP is a Video Processing IP core from Parretto listed on Semi IP Hub.
How should engineers evaluate this Video Processing?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.