Vendor: Techno Mathematical Co., Ltd. Category: Video Processing

JPEG Decoder 4-pixel/clock

Since its standardization of ISO/IEC 10918-1 in 1994, JPEG has been continued to be used as a still image storage format.

Contact Provider Request Datasheet
JPEG Decoder View all specifications

Overview

Since its standardization of ISO/IEC 10918-1 in 1994, JPEG has been continued to be used as a still image storage format.

TMC has developed and commercialized a baseline JPEG hardware IP compliant to the ISO/IEC 10918-1 standard as a very compact and high-speed compression IP.

Specification

Compression Format JPEG (ISO/IEC 10918-1)
Throughput 4 pixels/clock @ YCbCr 4:2:2
Image Size 65k x 65k pixels (max.)
Image Format YCbCr 4:4:4/4:2:2/4:2:0/4:0:0
Bit Depth 8 bits
Interface Specification AXI3

This IP supports both color spaces of YCbCr and YUV.

Key features

  • By optimizing the encoding algorithm, TMC has achieved miniaturization and high speed.
  • Compared to the 1 pixel/clock version, it achieves 4 times higher performance with about twice the circuit size.
  • Due to its compact design, it can be implemented in inexpensive FPGAs to reduce the costs. (Example: Cyclone IV series, Artix7 series)
  • Simple interface makes it easy to integrate and shortens the design time.

Block Diagram

Click to open fullscreen

Specifications

Identity

Part Number
TM20196
Vendor
Techno Mathematical Co., Ltd.
Type
Silicon IP

Compute

Codec Standard
JPEG
Codec Mode
Decoder

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Techno Mathematical Co., Ltd.

Learn more about Video Processing IP core

Picking the right MPSoC-based video architecture: Part 1

A look at the design of multiprocessor systems-on-chips (MPSoCs) for video applications and how to optimize them for computational power and real-time performance as well as flexibility. Part 1: Architectural approaches to video processing

Analysis: ARC's Configurable Video Subsystems

Adding to its growing portfolio of licensable silicon IP subsystems, ARC has announced five configurable video processing subsystems. The subsystems range from the smallest-size AV 402V to the highest-performance AV 417V, and support multi-standard video encoding and decoding at resolutions ranging from CIF to D1.

Frequently asked questions about Video Processing IP

What is JPEG Decoder 4-pixel/clock?

JPEG Decoder 4-pixel/clock is a Video Processing IP core from Techno Mathematical Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP