What is Interlaken Core?
Interlaken Core is a Interlaken IP core from Xilinx, Inc. listed on Semi IP Hub.
Vendor:
Xilinx, Inc.
Category:
Interlaken
Interlaken Core
Xilinx Interlaken IP core is based on Sarance Technologies Best-In-Class Intellectual Property Interlaken is a scalable chip-to-c…
Overview
Xilinx Interlaken IP core is based on Sarance Technologies Best-In-Class Intellectual Property
Interlaken is a scalable chip-to-chip interconnect protocol designed to enable transmission speeds from 10Gbps to 150Gbps. The Interlaken specification minimizes the pin and power overhead of chip-to-chip interconnect and features a flexible protocol layer which provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of CRC checking and a self-synchronizing data scrambler to ensure data integrity and link robustness. Xilinx Interlaken IP Core based on Sarance Technologies Intellectual Property is optimized for Xilinx Gigabit Transceiver technology and is delivered as a netlist implemented in Virtex FPGA families. The core is compliant with the Interlaken Protocol Definition, Revision 1.2, and offers system designers with a risk-free and quick path for adopting Interlaken as their chip-to-chip interconnect protocol.
Interlaken is a scalable chip-to-chip interconnect protocol designed to enable transmission speeds from 10Gbps to 150Gbps. The Interlaken specification minimizes the pin and power overhead of chip-to-chip interconnect and features a flexible protocol layer which provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of CRC checking and a self-synchronizing data scrambler to ensure data integrity and link robustness. Xilinx Interlaken IP Core based on Sarance Technologies Intellectual Property is optimized for Xilinx Gigabit Transceiver technology and is delivered as a netlist implemented in Virtex FPGA families. The core is compliant with the Interlaken Protocol Definition, Revision 1.2, and offers system designers with a risk-free and quick path for adopting Interlaken as their chip-to-chip interconnect protocol.
Key features
- Support for up to 600 Gbps of throughput
- Data striping and de-striping across 1 to 24 lanes
- Programmable BurstMax, BurstMin, BurstShort and MetaFrameSize parameters
- Support for Synchronization, Scrambler State, Diagnostic, and Skip Word Block Types
- Data bus width of 64, 128, 256 or 512, 1024, 1536, or 2048 bits
- Channel-level and link-level flow control mechanism
- Full error checking and recovery as defined by Interlaken specification
- Look-Aside (LA) mode support
Specifications
Identity
Part Number
Interlaken Core
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Frequently asked questions about Interlaken IP cores
How should engineers evaluate this Interlaken?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Interlaken IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.