Vendor: asicNorth Category: PLL

Integer N PLL for Frequency Synthesis

The ANLBPLL0100 is an integer-N PLL for frequency synthesis that can be used to create a low phase-noise local oscillator (LO) fo…

GlobalFoundries 130nm View all specifications

Overview

The ANLBPLL0100 is an integer-N PLL for frequency synthesis that can be used to create a low phase-noise local oscillator (LO) for applications operating in the L band (1 GHz – 2 GHz). The low phase noise results in ultra-low clock jitter for applications which require it. The frequency synthesizer consists of a clock receiver, phase-frequency detector, low-noise charge pump, active loop filter utilizing on-die and off-die components, multi-band LC VCO, and an LO output buffer. The frequency synthesizer uses a 9-bit programmable divider to support integer multiplication factors from 100 to 511.

Key features

  • 1 GHz–2 GHz LO frequency range
  • 5 MHz–20 MHz input clock frequency range
  • 9-bit programmable divider (100-511)
  • 7-band VCO with off-chip resonator
  • Programmable charge pump and loop filter
  • Integrated LDO regulator
  • Lock indicator
  • Process: 130nm GF BiCMOS8HP
  • Area = 2.74mm2 (1.48 mm x 1.85mm)
  • Phase Noise: -120 dBc/Hz @ 1MHz (1.5 GHz)
  • Jitter RMS: 1.2ps (12KHz-20MHz integration BW)
  • Loop bandwidth: 5 KHz-50 KHz
  • Lock time: 1ms

Block Diagram

Benefits

  • Low phase-noise applications

Applications

  • L band applications including:
  • - Satellite navigation (GPS)
  • - Mobile satellite telecommunications
  • - Aircraft surveillance
  • - Digital audio/video broadcasting
  • - Astronomy
  • - Amateur radio
  • General purpose clock synthesis

What’s Included?

  • Specification
  • GDS
  • CDL
  • LEF
  • Verilog model
  • .LIB
  • Application documentation

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 130nm 130 1300 nm —

Specifications

Identity

Part Number
ANLBPLL0100
Vendor
asicNorth
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about PLL IP core

Saving Time and Increasing Design Accuracy with System Verilog Assertions

System Verilog Assertions (SVA) integrate well with UVM testbenches and make verification easier and more accurate. Steps can be taken to reduce coding overhead and allow for greater flexibility for reuse. While not all requirements are ideal for assertions, this paper aims to explain that, when used correctly, SVA can save time and increase design accuracy.

Temperature Sensors for ASICs

A system’s operation hinges on the accuracy of an embedded temperature sensor‘s measurements. Therefore, choosing the correct integrated temperature sensor IP for your device is critical to your successful hardware designs.

FinFET Technology and Layout

FinFETs form the foundation for many of today’s semiconductor fabrication techniques but also create significant design concerns that affect your layout. Understanding the changes and design strategies that finFET requires is crucial to building an effective layout. In this post, we’ll talk about how these changes influence integrated circuit layout.

Frequently asked questions about PLL IP cores

What is Integer N PLL for Frequency Synthesis?

Integer N PLL for Frequency Synthesis is a PLL IP core from asicNorth listed on Semi IP Hub. It is listed with support for globalfoundries.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP