Vendor: Arasan Chip Systems Inc. Category: I2C / I3C

I3C 1.1 Device Controller

The I3C Device Controller IP Implements Device Controller functionality as defined by the MIPI Alliance’s I3C Specification.

Contact Provider Request Datasheet

Overview

The I3C Device Controller IP Implements Device Controller functionality as defined by the MIPI Alliance’s I3C Specification. The I3C bus is used for various sensors in the mobile/automotive system where an I3C Host Controller transfers data and control information between itself and various sensor devices. The I3C Device Controller IP can be easily integrated into the Sensor/Device Controllers with minimal gate count.

The I3C Device Controller is highly configurable (synthesis time) to provide an optimal solution based on the Device’s requirements. This includes, acting as a legacy I2C device, Support for Dynamic Address Assignment, HDR, and a configurable FIFO for data transfers.

Key features

  • Compliant with MIPI I3C Specification Rev 1.1.1
  • Supports up to 12.5 MHz operation using Push-Pull
  • Open-Drain and Push-pull type transactions (as required)
  • Acts as a legacy I2C Device Controller while supporting legacy I2C Messaging and protocol
  • Supported features,
    • Dynamic address assignment
    • Address arbitration
    • In-band Interrupt
    • Hot Join request handling
    • HDR Capable – HDR-DDR
    • CCC Command features
    • Private read and write transfers
    • Data transfer with and without broadcast
    • Legacy I2C support
    • Timing Control
    • Group addressing
    • Target reset handling
    • JESD403-1 Sideband interface
    • APB Target Interface for Configuring and Controlling the IP with interrupt and for data transfers, IBI

Block Diagram

I3C 1.1 Device Controller block diagram

What’s Included?

  • RMM compliant synthesizable RTL design in Verilog
  • Easy-to-use test environment
  • Synthesis scripts
  • Technical documents
  • Validated with 3rd Party UVM-based Device Controller VIP and available as an additional option

Specifications

Identity

Part Number
I3C 1.1 Device Controller
Vendor
Arasan Chip Systems Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Arasan Chip Systems Inc.

Learn more about I2C / I3C IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

Frequently asked questions about I2C / I3C IP cores

What is I3C 1.1 Device Controller?

I3C 1.1 Device Controller is a I2C / I3C IP core from Arasan Chip Systems Inc. listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP