Vendor: SmartDV Technologies Category: NOR Flash

HyperBus Memory Model

HyperBus Memory Model provides an smart way to verify the HyperBus component of a SOC or a ASIC.

Contact Provider Request Datasheet
Controller View all specifications

Overview

HyperBus Memory Model provides an smart way to verify the HyperBus component of a SOC or a ASIC. The SmartDV's HyperBus memory model is fully compliant with Cypress HyperBus Specification and provides the following features. Better than Denali Memory Models.

HyperBus Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

HyperBus Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports HyperBus memory devices from all leading vendors.
  • Supports 100% Cypress HyperBus specification standard.
  • Supports all the HyperBus commands as per the specs.
  • Supports 512 Mb HyperFlash and 64 Mb HyperRAM.
  • Supports 8-bit data bus (DQ[7:0])
  • Supports Read-Write Data Strobe (RWDS)
  • Supports Device Identification Registers.
  • Supports Configuration Registers.
  • Supports Double-Data Rate(DDR) - two data transfers per clock.
  • Supports Sequential burst transactions.
  • Supports for Hardware reset.
  • Supports following Configurable burst characteristics.
    • Wrapped burst length options
    • 128 Bytes (64 clocks)
    • 64 Bytes (32 clocks)
    • 32 Bytes (16 clocks)
    • 16 Bytes (8 clocks)
    • Linear burst
    • Hybrid option - one wrapped burst followed by linear burst
    • Wrapped or linear burst type selected in each transaction
  • Supports Configurable output drive strength.
  • Checks for following
    • Check-points include power up,initialization and power off rules
    • State based rules
    • All timing violations
  • Supports following Power Conservation Modes.
    • Interface Standby
    • Active Clock Stop
    • Deep Power-Down
  • HyperFlash supports following features
    • 512-byte Program Buffer
    • Sector Erase
    • Uniform 256-kB sectors
    • Optional Eight 4-kB Parameter Sectors(32kB total)
    • Advanced Sector Protection
    • Volatile and non-volatile protection method for each sectors
    • Separate 1024-byte one-time program array
    • ECC 1-bit correction, 2-bit detection
    • CRC (Check-value Calculation)
  • Supports all types of timing and protocol violation detection.
  • Constantly monitors HyperBus behavior during simulation.
  • Protocol checker fully compliant with Cypress HyperBus Specification.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.

Block Diagram

HyperBus Memory Model block diagram

Benefits

  • Faster testbench development and more complete verification of HyperBus designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the HyperBus testcases.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
HyperBus Memory Model
Vendor
SmartDV Technologies
Type
Silicon IP
Controller / PHY
Controller

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about NOR Flash IP core

Optimizing flash memory selection for automotive & other uses

Over the past few years, there has been an increasing demand for NOR Flash memory for use in automotive applications. Initial uses included applications such as infotainment and engine control. However, as advancements in automotive computerization continue to progress, NOR Flash memory is seeing use in a wider range of various automotive applications.

When Memory Shortages Change Architecture Decisions

For decades, the choice between embedded and external Non-Volatile Memory (NVM) in semiconductor designs has been straightforward. External memory, such as EEPROM, NOR Flash, or NAND Flash, offered lower cost per bit and greater flexibility, making a two-die architecture the default choice across a wide range of applications. That assumption is now being challenged.

How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications

FPGAs are at home in the world of multi-gigabit-per-second signal conversion and bridging. In high-bandwidth telecoms, network and data center equipment, the FPGA is a mainstay of system designs, offering a valuable combination of high-speed SerDes capability, extensive logic resources, and programmability, giving designers the flexibility to modify features and functions without changing their board layout.

Software Architecture for DO-160 Qualification of STM32H7 based systems

Any hardware that is to be installed in an aerospace system must undergo the DO-160 qualification testing. The DO-160 qualification testing includes different environmental conditions and test procedures like temperature, humidity, vibration, waterproofness, fluid susceptibility, fungus resistance, shock and crash, RF emission, and so on.

Enabling AI Vision at the Edge

Computer vision has made tremendous advances in the last several years due to the proliferation of AI technology. The intersection of big data and massive parallel computing changed the way in which machines are programmed to understand unstructured 2D and 3D data, such as video feeds from cameras.

Frequently asked questions about NOR Flash Interface IP

What is HyperBus Memory Model?

HyperBus Memory Model is a NOR Flash IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this NOR Flash?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this NOR Flash IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP