Vendor: SmartDV Technologies Category: HBM

HMC Memory Model

HMC Memory Model provides an smart way to verify the HMC component of a SOC or a ASIC.

Contact Provider Request Datasheet
Controller View all specifications

Overview

HMC Memory Model provides an smart way to verify the HMC component of a SOC or a ASIC. The SmartDV's HMC memory model is fully compliant with standard HMC Specification and provides the following features. Better than Denali Memory Models.

HMC Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

HMC Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports 100% of HMC protocol standard 1.0,2.0 and 2.1
  • Supports all the HMC commands as per the specs.
  • Quickly validates the implementation of the HMC standard.
  • Supports 2,4 and 8 link configuration
  • Supports half_width(8-lanes) and full_width(16-lanes)
  • Supports 16, 32, 48, 64, 80, 96, 112, 128 and 256 byte request
  • Supports 12.5 Gb/s, 15 Gb/s, 25 Gb/s, 28 Gb/s, or 30 Gb/s SerDes I/O interface
  • Supports Packet-based data/command interface
  • Supports Poison packets handling
  • Supports scrambler and descrambler
  • Supports Training Sequence
  • Supports lane reversal and polarity inversion
  • Supports all block size setting
  • Supports flow control
  • Supports link retraining
  • Supports packet retry
  • Checks for following
    • Check-points include power up,initialization and power off rules,
    • State based rules, Active Command rules.
    • Read/Write Command rules etc.
    • All timing violations.
  • Various types of error injection support
  • Supports write data mask and data strobe features.
  • Supports 4GB/8GB configuration
  • Supports Internal ECC data correction and Error detection (cyclic redundancy check [CRC]) for packets with automatic retry
  • Supports Power management supported per link
  • Supports Built-in self-test (BIST)
  • Supports JTAG interface (IEEE 1149.1-2001, 1149.6)
  • Supports I2C interface up to 1 MHz
  • Supports SPI master interface
  • Supports all timing delay ranges in one model: min, typical and max.
  • Constantly monitors HMC behavior during simulation.
  • Protocol checker fully compliant with HMC Specification 1.0,2.0 and 2.1.
  • Notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.

Block Diagram

HMC Memory Model block diagram

Benefits

  • Faster testbench development and more complete verification of HMC designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the HMC testcases.
  • Complete UVM/OVM sequence library for HMC controller.
  • Examples showing how to connect and usage of Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
HMC Memory Model
Vendor
SmartDV Technologies
Type
Silicon IP
Controller / PHY
Controller

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about HBM IP core

Reducing Avoidable Memory Trips In HBM Systems

As AI and high-performance SoCs increasingly rely on HBM, memory bandwidth alone is no longer enough to maximize performance. This article discusses why the intelligent data movement and cache efficiency are critical to unlocking the full benefits of HBM-based architectures.

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference

LLM inference is increasingly memory-bound, and HBM cost per GB now dominates system cost. Today’s HBM stacks include short on-die ECC, which tightens binning, raises price, and locks reliability policy inside the device. This paper asks a simple question: can we tolerate a much higher raw HBM bit error rate (BER) and still keep end-to-end correctness and throughput, without changing the HBM PHY or the fixed 32B transaction size?

High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4

HBM4 is the latest generation of the High Bandwidth Memory (HBM) that has become analogous to the Artificial Intelligence (AI) boom that is everywhere in today’s world. HBM is also increasingly being used in other applications like Data centers, autonomous driving systems, servers, cloud computing just to mention few domains where bandwidth and performance in a key requirement.

Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure

High-Bandwidth Memory (HBM) delivers exceptional bandwidth and energy efficiency for AI workloads, but its high cost per bit, driven in part by stringent on-die reliability requirements, poses a growing barrier to scalable deployment. This work explores a systemlevel approach to cost reduction by eliminating on-die ECC and shifting all fault management to the memory controller.

Frequently asked questions about HBM Interface IP

What is HMC Memory Model?

HMC Memory Model is a HBM IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this HBM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this HBM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP