Overview
A 3.3V wirebond I/O library with 8kV HBM ESD protection, a 1.2Gbps LVDS, GPIO, and I2C compliant ODIO in an ultra-small footprint.
This library ensures robust reliability in challenging environments, with capabilities including 8kV HBM, 500V CDM, and a robust 2kV IEC 61000-4-2 system stress capability. Its compact footprint makes it ideal for applications where size is critical.The LVDS offers six drive strength settings and 1.2Gbps TX and RX speeds, all in a 140x100um package. GPIO functionality supports frequencies up to 100MHz for transmission and 270MHz for receiving, with selectable 50kohm pull- up/down resistors for enhanced integration flexibility. The library is ODIO compliant, compatible with I2C protocols, and features an RF analog cell with 290fF self-capacitance and high 8kV ESD protection.
Operating Conditions
| Parameter |
Value |
| VDDIO |
3.3V +/- 10% |
| Core VDD |
1.2V +/- 10% |
| Tj |
-40C to 125C |
Cell Size and Metal Stack
| Cell Size |
Metal Stack |
| 70x100um |
1P7M1L1F |
Library Cell Summary
| Cell Type |
Feature |
| Supply/ESD |
1.8 - 3.3V;0.9V; GND |
| GPIO |
100 MHz |
| ODIO |
I2C Compliant |
| LVDS |
1.2Gbps TX and RX |
| RF Cell |
<300fF |
Standards
- 3.3V LVCMOS
- I2C Standard
- LVDS
Learn more about GPIO IP core
Certus Semiconductor’s I/O libraries for TSMC’s 22nm ultra-low leakage (22ULL) and 22nm ultra-low power (22ULP) technologies offer robust, high-performance solutions tailored to a wide range of SoC designs — from ultra-low power IoT nodes to demanding consumer and automotive systems. Whether you need low leakage, high drive strength, or analog compatibility, our production-proven IP covers it all.
For over a decade, Sofics has collaborated with CERN, the European Organization for Nuclear Research. Sofics has delivered advanced GPIO cells tailored for radiation-hardened applications, supporting CERN’s groundbreaking particle physics experiments.
This paper provides a complete solution to the GPIO Verification for any SoC. GPIO interface is available in every ASIC. To avoid duplicate efforts and (save) time to verify the GPIO interface, we have produced this Generic GPIO verification suite. It is a UVM-based verification environment, with all the necessary subcomponents that are required to verify any GPIO design.
Most chips live an easy life with room temperature, clean power and a steady supply. The chips in this article do not. They sit inside nuclear reactors, ride on satellites and work next to particle beams, where a single stray particle can corrupt data or destroy a device.
One of the critical problems in today’s computing is that transporting data can be more costly in energy and time than computing. With the growing complexity of AI models, SoC designers have shifted their focus toward optimizing memory hierarchies, increasing bandwidth in interconnects, and architecting based on workloads for improved efficiency.
To complete our task as engineers we rely on the tools we use. We collaborated with Siemens EDA solutions back in 2025 on a webinar about how we use their tools to develop our designs and layouts.
