Overview
The eSi-FFT-Gsps is an advanced FFT design tailored for high-throughput applications, specifically design to seamlessly integrate with high sampling rate data converters.
The architecture is capable of supporting core clock rate of greater than 1 GHz delivering a throughput of greater than 8 Gsps, The IP can be configured to deliver much higher throughput in advanced technology nodes.
Designed for optimal performance and power efficiency, this FFT IP is tuned to meet the stringent demands of cutting-edge LiDAR, Radar and communication applications.
EnSilica has a comprehensive range of FFT IP cores, these cores can be configured to replace the AMD FFT LogiCORE™ IP or FFT Intel® FPGA IP Core when migrating an FPGA design to ASIC technology.
Learn more about Filters Transforms IP core
Processor Architecture for High Performance Video Decode
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.