Vendor: Synopsys, Inc. Category: HBM

HBM4 Controller IP

The Synopsys HBM4 Controller IP is optimized for power, latency, bandwidth, and area, supporting the JEDEC HBM4 standard.

Contact Provider Request Datasheet
Controller View all specifications

Overview

The Synopsys HBM4 Controller IP is optimized for power, latency, bandwidth, and area, supporting the JEDEC HBM4 standard. It interoperates with Synopsys HBM4 PHY IP through an extended DFI interface, delivering a complete memory interface solution. With pseudo channel support and flexible configuration options, the controller enhances memory bandwidth. Software configuration registers are accessible via the Arm AMBA APB specification interface. Key features include an advanced dynamic memory access command scheduler (e.g., CAM), Quality of Service (QoS) classes, a memory protocol handler (such as refresh and refresh management), power-saving capabilities (self-refresh, power down, DFI low power, frequency change), reliability and serviceability (RAS) features (Read/Write DQ parity, command access parity, SEC-DED ECC), PHY management, DRAM maintenance control (controller update, PHY update, controller message), and dual pseudo-channel support.

Key features

  • Supports JEDEC standard HB4 DRAM
  • DFI 5.1 compliant interface to HBM4 PHY
  • Multiport Arm® AMBA® interface (AXI™) with managed QoS per pseudo-channel or single-port host interface(HIF), per channel 
  • Data rate support 12 Gbps or higher
  • DFI frequency ratio of 1:4:8
  • Up to 64 pseudo-channels
  • Single pseudo-channel addressing mode
  • Supports 16, 32, 48, and up to 64 banks
  • Supports for max. density up to 32G/16H
  • Multiple stack height support
  • Autonomous per-bank/all-bank refresh
  • Autonomous refresh management/postponed refresh/directed refresh management
  • Support for Power-saving capabilities like self-refresh, power-down, software triggered refresh
  • Support for DBIac
  • Temperature compensated refresh
  • Support for catastrophic temperature sensor (CATTRIP)
  •  RAS features such as On-die ECC, SEC-DED ECC or CRC, Parity for CA and Data buses, scrubbing
  • Supports various QoS classes such as Normal Priority Write (NPR), Variable Priority Write (VPR), Low Priority Read(LPR), Variable Priority Read(VPR), High Priority Read(HPR)Read Modify Write (RMW)

Specifications

Identity

Part Number
dwc_hbm4_controller
Vendor
Synopsys, Inc.
Type
Silicon IP
Controller / PHY
Controller

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Synopsys, Inc.
HQ: USA
Contact Synopsys, Inc.

Learn more about HBM IP core

Synopsys Interconnect IPs Enabling Scalable Compute Clusters

With more than 25 years of experience in delivering field-proven silicon IP solutions, we are thrilled to partner with NVIDIA and the NVIDIA NVLink ecosystem to enable and accelerate the creation of custom AI silicon. This strategic collaboration will leverage Synopsys' expertise in silicon IPs to assist in the development of bespoke AI silicon, forming the foundation for advanced compute clusters aimed at delivering the next generation of transformative AI experiences.

Frequently asked questions about HBM Interface IP

What is HBM4 Controller IP?

HBM4 Controller IP is a HBM IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this HBM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this HBM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP