Designing remote radio heads (RRHs) on high-performance FPGAs
Current and future generations of wireless cellular systems feature heavy use of Remote Radio Heads (RRHs) in the base stations. This article discusses using FPGAs to implement RRHs.
Vendor:
Altera
Category:
Multi-Protocol PHY
GTS PMA/FEC Direct PHY IP
GTS is a general purpose transceiver in Agilex™ 5 and Agilex™ 3 FPGAs.
Overview
GTS is a general purpose transceiver in Agilex™ 5 and Agilex™ 3 FPGAs. The transceiver is monolithically integrated into the FPGA core fabric offering up to 28Gbps for Agilex™ 5 and up to 12.5Gbps data speeds for Agilex™ 3 FPGA. The transceiver is optimized for power efficiency, low-latency, and dynamic reconfiguration to implement multiple protocols.
*Only in Agilex™ 5 FPGA E-Series Group A and D-Series devices
**Only in Agilex™ 3 FPGA C-Series
Key features
- Dynamic Reconfiguration - NRZ transceivers optimized for a wide variety of applications, ranging from 1 Gbps to 28.1 Gbps* and 1 Gbps to 12.5Gbps**
- Advanced adaptive equalization circuits to enable long-reach backplane driving applications.
- Dedicated PMA and PLLs for independent usage of transceiver channels with Avalon® memory-mapped interface.
- Hardened PCS—supports 64b/66b encoding and decoding functions, data scrambling, block alignment, and gear boxing functions.
- Hardened FEC—Firecode and Reed Solomon for 10/25 Gb Ethernet BASE-KR/CR (Backplane) applications.
- Supports SFP and SFP+ Direct Attach for implementation of optical modules.
- Supports PCIe 4.0 x8*, PCIe 3.0 x4**, 25Gb Ethernet*, and 10Gb Ethernet** with IEEE 802.3 compliant, and FEC – Firecode and Reed Solomon.
Block Diagram
GTS PMA/FEC Direct PHY IP block diagram
Applications
- 100/200 Gbps OTN Muxponders and 2.5Gbps – 100Gbps GPON Platform.
- Solid State Radar Platforms.
- Low Latency Ethernet Network Interfaces.
- High-Bandwidth PCIe interfaces.
- HD video and vision processing.
Specifications
Identity
Part Number
GTS PMA/FEC Direct PHY IP
Vendor
Altera
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Multi-Protocol PHY IP core
Implementing an FPGA-based scalable OFDMA engine for WiMAX
The underlying nature of OFDMA is ideal for an FPGA-based WiMAX basestation design PHY. By leveraging a scalable OFDMA engine, engineering teams can save up to 18 months of development time. FPGA building blocks include bit-level, OFDMA symbol-level and digital intermediate frequency processing blocks.
How to implement high-speed 667 Mbps DDR2 interfaces with FPGAs
To achieve a robust high data rate, such as 667 Mbps in a DDR2 system, a dynamic auto-calibration PHY IP core significantly simplifies the memory interface design
How to build reliable FPGA memory interface controllers without writing your own RTL code!
What if a designer could simply use a GUI to input the memory system parameters and generate RTL code for use in an FPGA without writing it from scratch?
FPGAs and Structured ASICs: Low-Risk SoC for the Masses
This paper will explain how new ASSP ventures face challenges that can derail success of a product even before the first device is sold, including market entry barriers such as time to market pressures, limited human and financial resources, and increased
Frequently asked questions about Multi-Protocol PHY IP cores
What is GTS PMA/FEC Direct PHY IP?
GTS PMA/FEC Direct PHY IP is a Multi-Protocol PHY IP core from Altera listed on Semi IP Hub.
How should engineers evaluate this Multi-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Multi-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.